

```

*****
4937 Sat Feb 7 18:57:52 2015
new/usr/src/uts/armv6/ml/glocore.s
armv6: simplify highvecs enabling code
Use the barrel shifter, Luke.
*****
1 /*
2  * This file and its contents are supplied under the terms of the
3  * Common Development and Distribution License ("CDDL"), version 1.0.
4  * You may only use this file in accordance with the terms of version
5  * 1.0 of the CDDL.
6  *
7  * A full copy of the text of the CDDL should have accompanied this
8  * source. A copy of the CDDL is also available via the Internet at
9  * http://www.illumos.org/license/CDDL.
10 */

12 /*
13  * Copyright 2013 (c) Joyent, Inc. All rights reserved.
14  * Copyright (c) 2015 Josef 'Jeff' Sipek <jeffpc@josefsipek.net>
15 */

17 #include <sys/asm_linkage.h>
18 #include <sys/machparam.h>
19 #include <sys/cpu_asm.h>

21 #include "assym.h"

23 /*
24  * Every story needs a beginning. This is ours.
25 */

27 /*
28  * Each of the different machines has its own locore.s to take care of getting
29  * the machine specific setup done. Just before jumping into fakebop the
30  * first time, we call this machine specific code.
31 */

33 /*
34  * We are in a primordial world here. The loader is going to come along and
35  * boot us at _start. As we've started the world, we also need to set up a
36  * few things about us, for example our stack pointer. To help us out, it's
37  * useful to remember what the loader set up for us:
38  *
39  * - unaligned access are allowed (A = 0, U = 1)
40  * - virtual memory is enabled
41  * - we (unix) are mapped right were we want to be
42  * - a UART has been enabled & any memory mapped registers have been 1:1
43  *   mapped
44  * - ATAGs have been updated to tell us what the mappings are
45  * - I/D L1 caches have been enabled
46 */

48 /*
49  * External globals
50 */
51 .globl _locore_start
52 .globl mlsetup
53 .globl sysp
54 .globl bootops
55 .globl bootopsp
56 .globl t0

58 .data
59 .comm t0stack, DEFAULTSTKSZ, 32
60 .comm t0, 4094, 32

```

```

63 /*
64  * Recall that _start is the traditional entry point for an ELF binary.
65 */
66 ENTRY(_start)
67 ldr sp, =t0stack
68 ldr r4, =DEFAULTSTKSZ
69 add sp, r4
70 bic sp, sp, #0xff

72 /*
73  * establish bogus stacks for exceptional CPU states, our exception
74  * code should never make use of these, and we want loud and violent
75  * failure should we accidentally try.
76 */
77 cps #(CPU_MODE_UND)
78 mov sp, #-1
79 cps #(CPU_MODE_ABT)
80 mov sp, #-1
81 cps #(CPU_MODE_FIQ)
82 mov sp, #-1
83 cps #(CPU_MODE_IRQ)
84 mov sp, #-1
85 cps #(CPU_MODE_SVC)

87 /* Enable highvecs (moves the base of the exception vector) */
88 mrc p15, 0, r3, c1, c0, 0
89 orr r3, r3, #(1 << 13)
89 mov r4, #1
90 lsl r4, r4, #13
91 orr r3, r3, r4
90 mcr p15, 0, r3, c1, c0, 0

92 /* invoke machine specific setup */
93 bl _mach_start

95 bl _fakebop_start
96 SET_SIZE(_start)
_____unchanged_portion_omitted_____

```