

new/

```
./README.xbuild
*****
3911 Wed Jan 14 19:07:05 2015
new./README.xbuild
README.xbuild update
*****
```



8 Welcome brave fool. Don't Panic! The writer of this README is an even bigger  
9 fool than you could be (even if old Ben wonders if those who follow fools are  
10 more foolish).

12 So here's where you get started building illumos on ARM.

14 Step 1) You need to get a build environment set up. There's the easy way and the  
15 fun way.

17 Easy way:

```
19 cd $HOME
20 curl -O https://fingolfin.org/illumos/arm/armtc.tar.gz
21 paxexec tar xvzf armtc.tar.gz -C /
22 find /opt/armtc
```

24 Fun way:

26 Using a normal i386 on i386 build:

```
27 cd usr/src
28 dmake setup
29 cd cmd/sgs
30 dmake install
```

26 Clone this repository again and do a normal i386 on i386 build.

```
32 mkdir -p /opt/armtc/lib/amd64 /opt/armtc/usr/bin/amd64
33 cd /opt/armtc/lib/
34 ln -s amd64 64
35 cd ../../bin
36 ln -s amd64 64
```

38 Then from your proto area, install the following:

```
39 o /usr/bin/ld
40 o /usr/bin/amd64/ld
41 o /lib/libld.so.4
42 o /lib/amd64/libld.so.4
43 o /lib/libldbg.so.4
44 o /lib/amd64/liblddb.so.4
45 o /lib/libelf.so.1
46 o /lib/amd64/libelf.so.1
```

48 Now that's all set go grab illumos-arm-extra (git clone  
49 gitosis@zelgadis.fingolfin.org:illumos-arm-extra.git) and build that. You'll  
50 need something like:

52 gmake ARCH=arm STRAP=strap LD\_ALTEXEC=/opt/armtc/usr/bin/ld install

54 Once that's done, you'll need to fix up the rpath there. so from the root of  
55 that workspace run:

57 ./tools/setrpath proto-arm/usr/ /opt/armtc/usr/lib:/opt/gcc/4.4.4/lib:/lib:/usr/

59 Finally, you can copy all of that into your arm compiler toolchain directory  
60 (use paxexec / sudo as appropriate):

1

new/./README.xbuild

```
62 cp -r proto-arm/usr /opt/armtc/
64 Step 2) Set up illumos.sh
66 In a fresh workspace, you're going to want to set up your illumos.sh with the
67 following:
69 # Enable GCC 4 default
70 export _GNUC="";
71 export CW_NO_SHADOW=1
72 export MACH=arm;
73 export NATIVE_MACH=i386;
74 export BUILD64="#"
75
76 # Re-set all this MACH-based crud
77 REF_PROTO_LIST=$PARENT_WS/usr/src/proto_list_${MACH}; export REF_PROTO_LIST
78 ROOT=$CODEMGR_WS/proto/root_${MACH}; export ROOT
79 PARENT_ROOT=$PARENT_WS/proto/root_${MACH}; export PARENT_ROOT
80 PKGARCHIVE=${CODEMGR_WS}/packages/${MACH}/nightly; export PKGARCHIVE
81 unset GCC_ROOT GNU_ROOT CW_GCC_DIR
82 export i386_GCC_ROOT=/opt/gcc/4.4.4
83 export arm_GCC_ROOT=/opt/armtc/usr
84 export i386_GNU_ROOT=/usr/sfw
85 export arm_GNU_ROOT=/opt/armtc/usr/gnu
87 #
88 # XXX our gcc isn't called ./usr/bin/gcc fix it up via CW env vars for now.
89 #
90 export CW_arm_GCC=/opt/armtc/usr/bin/arm-pc-solaris2.11-gcc-4.6.3
92 #
93 # XXX We need to set CPP to our specific cpp, not the generic /usr/ccs/lib/cpp
94 # as that's rather, well, x86.
95 #
96 export CPP=/opt/armtc/usr/lib/cpp
97 export AW_CPP=/opt/armtc/usr/lib/cpp
98 export LD_ALTEXEC=/opt/armtc/usr/bin/ld
100 Step 3) Start your build engines
102 Once you've done that, you're doing to need to use the *new* bldenv to
103 get started building. For the first time you can go ahead and do something like:
105 cd usr/src
106 ksh93 ./tools/scripts/bldenv.sh ../../illumos.sh
108 This is really just a bit of a bootstrapping weirdness. Once that's done you can
109 go ahead and continue on.
111 As a part of this you should see an important two lines:
113 Cross-building enabled
114 Targeting arm on i386
116 If you don't, stop. illumos.sh is not configured correctly.
119 Once you have that you can get going. Start off with a resounding:
121 dmake setup
123 Following this, you can build the kernel as far as we have it for ARM
125 cd uts; dmake install
```

2

**new ./README.xbuild**

**3**

127 You now have a lovely unix and boot\_archive pair in bcm2835/unix (raspberry  
128 pi) and qvpb/unix (qemu versatilepb). These should be booted with a kernel  
129 command line mimicing that of the boot\_archive (regardless of the path of the  
130 unix you actually provide). For example: kernel /platform/bcm2835/kernel/unix  
131 -Bconsole=text

new/usr/src/lib/libdisasm/common/dis\_arm.c

1

\*\*\*\*\*  
78569 Wed Jan 14 19:07:05 2015

new/usr/src/lib/libdisasm/common/dis\_arm.c

libdisasm: fully decode DPI immediate

The immediate value can be rotated. Instead of dumping the 8-bit immediate and 4-bit rotate field, we should dump the effective immediate value (both in decimal and hex) to ease reading the disassembly. This matches GNU objdump behavior.

\*\*\*\*\*  
\_\_\_\_\_ unchanged\_portion\_omitted\_

666 /\*  
667 \* There are sixteen data processing instructions (dpi). They come in a few  
668 \* different forms which are based on whether immediate values are used and  
669 \* whether or not some special purpose shifting is done. We use this one entry  
670 \* point to cover all the different types.  
671 \*  
672 \* From the ARM arch manual:  
673 \*  
674 \* <opcode1>{<cond>} {S} <Rd>, <shifter>  
675 \* <opcode1> := MOV | MVN  
676 \* <opcode2>{<cond>} <Rn>, <shifter>  
677 \* <opcode2> := CMP, CMN, TST, TEQ  
678 \* <opcode3>{<cond>} {S} <Rd>, <Rn>, <shifter>  
679 \* <opcode3> := ADD | SUB | RSB | ADC | SBC | RSC | AND | BIC | EOR | ORR  
680 \*  
681 \* 31 - 28|27 26 |25 | 24-21 |20 | 19-16 | 15-12 | 11 - 0  
682 \* [ cond | 0 0 | I | opcode | S | Rn | Rd | shifter ]  
683 \*  
684 \* I bit: Determines whether shifter\_operand is immediate or register based  
685 \* S bit: Determines whether or not the insn updates condition codes  
686 \* Rn: First source operand register  
687 \* Rd: Destination register  
688 \* shifter: Specifies the second operand  
689 \*  
690 \* There are three primary encodings:  
691 \*  
692 \* 32-bit immediate  
693 \* 31 - 28|27 26|25 |24-21 |20|19-16| 15-12|11 - 8 |7 - 0  
694 \* [ cond | 0 0|1 |opcode | S|Rn |Rd |rotate\_imm|immed\_8 ]  
695 \*  
696 \* Immediate shifts  
697 \* 31 - 28|27 26|25 |24-21 |20|19-16|15-12|11 - 7 |6 5 |4|3-0  
698 \* [ cond | 0 0|0 |opcode | S|Rn |Rd |shift\_imm|shift|0|Rm ]  
699 \*  
700 \* Register shifts  
701 \* 31 - 28|27 26|25 |24-21 |20|19-16|15-12|11 - 8 |7|6 5 |4|3-0  
702 \* [ cond | 0 0|0 |opcode | S|Rn |Rd |Rs |0|shift|1|Rm ]  
703 \*  
704 \* There are four different kinds of shifts that work with both immediate and  
705 \* register shifts:  
706 \* o Logical shift left 0b00 (LSL)  
707 \* o Logical shift right 0b01 (LSR)  
708 \* o Arithmetic shift right 0b10 (ASR)  
709 \* o Rotate right 0b11 (ROR)  
710 \* There is one special shift which only works with immediate shift format:  
711 \* o If shift\_imm = 0 and shift = 0b11, then it is a rotate right with extend  
712 \* (RRX)  
713 \*  
714 \* Finally there is one special indication for no shift. An immediate shift  
715 \* whose shift\_imm = shift = 0. This is a shortcut to a direct value from the  
716 \* register.  
717 \*  
718 \* While processing this, we first build up all the information into the  
719 \* arm\_dpi\_inst\_t and then from there we go and print out the format based on  
720 \* the opcode and shifter. As per the rough grammar above we have to print

new/usr/src/lib/libdisasm/common/dis\_arm.c

2

721 \* different sets of instructions in different ways.  
722 \*/  
723 static int  
724 arm\_dis\_dpi(uint32\_t in, arm\_cond\_code\_t cond, char \*buf, size\_t buflen)  
725 {  
726 arm\_dpi\_inst\_t dpi\_inst;  
727 int ibit, bit4;  
728 size\_t len;  
729  
730 dpi\_inst.dpii\_op = (in & ARM\_DPI\_OPCODE\_MASK) >> ARM\_DPI\_OPCODE\_SHIFT;  
731 dpi\_inst.dpii\_cond = cond;  
732 dpi\_inst.dpii\_rn = (in & ARM\_DPI\_RN\_MASK) >> ARM\_DPI\_RN\_SHIFT;  
733 dpi\_inst.dpii\_rd = (in & ARM\_DPI\_RD\_MASK) >> ARM\_DPI\_RD\_SHIFT;  
734 dpi\_inst.dpii\_sbit = in & ARM\_DPI\_SBIT\_MASK;  
735  
736 ibit = in & ARM\_DPI\_IBIT\_MASK;  
737 bit4 = in & ARM\_DPI\_BIT4\_MASK;  
738  
739 if (ibit) {  
740 /\* 32-bit immediate \*/  
741 dpi\_inst.dpii\_stype = ARM\_DPI\_SHIFTER\_IMM32;  
742 dpi\_inst.dpii\_un.dpii\_im.dpisi\_rot = (in &  
743 ARM\_DPI\_IMM\_ROT\_MASK) >> ARM\_DPI\_IMM\_ROT\_SHIFT;  
744 dpi\_inst.dpii\_un.dpii\_im.dpisi\_imm = in & ARM\_DPI\_IMM\_VAL\_MASK;  
745 } else if (bit4) {  
746 /\* Register shift \*/  
747 dpi\_inst.dpii\_stype = ARM\_DPI\_SHIFTER\_SREG;  
748 dpi\_inst.dpii\_un.dpii\_ri.dpisr\_val = (in &  
749 ARM\_DPI\_REGS\_RS\_MASK) >> ARM\_DPI\_REGS\_RS\_SHIFT;  
750 dpi\_inst.dpii\_un.dpii\_ri.dpisr\_targ = in &  
751 ARM\_DPI\_REGS\_RM\_MASK;  
752 dpi\_inst.dpii\_un.dpii\_ri.dpisr\_code = in &  
753 ARM\_DPI\_REGS\_SHIFT\_MASK >> ARM\_DPI\_REGS\_SHIFT\_SHIFT;  
754 } else {  
755 /\* Immediate shift \*/  
756 dpi\_inst.dpii\_stype = ARM\_DPI\_SHIFTER\_SIMM;  
757 dpi\_inst.dpii\_un.dpii\_si.dpiss\_imm = (in &  
758 ARM\_DPI\_IMS\_SHIMM\_MASK) >> ARM\_DPI\_IMS\_SHIMM\_SHIFT;  
759 dpi\_inst.dpii\_un.dpii\_si.dpiss\_code = (in &  
760 ARM\_DPI\_IMS\_SHIFT\_MASK) >> ARM\_DPI\_IMS\_SHIFT\_SHIFT;  
761 dpi\_inst.dpii\_un.dpii\_si.dpiss\_targ = in & ARM\_DPI\_IMS\_RM\_MASK;  
762 if (dpi\_inst.dpii\_un.dpii\_si.dpiss\_code == DPI\_S\_ROR &&  
763 dpi\_inst.dpii\_un.dpii\_si.dpiss\_imm == 0)  
764 dpi\_inst.dpii\_un.dpii\_si.dpiss\_code = DPI\_S\_RRX;  
765  
766 if (dpi\_inst.dpii\_un.dpii\_si.dpiss\_code == DPI\_S\_LSL &&  
767 dpi\_inst.dpii\_un.dpii\_si.dpiss\_imm == 0)  
768 dpi\_inst.dpii\_un.dpii\_si.dpiss\_code = DPI\_S\_NONE;  
769 }  
770  
771 /\*  
772 \* Print everything before the shifter based on the instruction  
773 \*/  
774 switch (dpi\_inst.dpii\_op) {  
775 case DPI\_OP\_MOV:  
776 len = snprintf(buf, buflen, "%s%s %s",  
777 arm\_dpi\_opnames[dpi\_inst.dpii\_op],  
778 arm\_cond\_names[dpi\_inst.dpii\_cond],  
779 dpi\_inst.dpii\_sbit != 0 ? "S" : "",  
780 arm\_reg\_names[dpi\_inst.dpii\_rd]);  
781 break;  
782 case DPI\_OP\_CMP:  
783 case DPI\_OP\_CMN:  
784 case DPI\_OP\_TST:  
785 case DPI\_OP\_TEQ:  
786 }

```

787     len = snprintf(buf, buflen, "%s%s %s",
788                    arm_dpi_opnames[dpi_inst.dpii_op],
789                    arm_cond_names[dpi_inst.dpii_cond],
790                    arm_reg_names[dpi_inst.dpii_rn]);
791     break;
792 default:
793     len = snprintf(buf, buflen,
794                    "%s%s %s", arm_dpi_opnames[dpi_inst.dpii_op],
795                    arm_cond_names[dpi_inst.dpii_cond],
796                    dpi_inst.dpii_sbit != 0 ? "S" : "",
797                    arm_reg_names[dpi_inst.dpii_rd],
798                    arm_reg_names[dpi_inst.dpii_rn]);
799     break;
800 }
801
802 if (len >= buflen)
803     return (-1);
804 buflen -= len;
805 buf += len;
806
807 /*
808 * Print the shifter as appropriate
809 */
810 switch (dpi_inst.dpii_stype) {
811 case ARM_DPI_SHIFTER_IMM32: {
812     uint32_t imm = dpi_inst.dpii_un.dpii_im.dpisi_imm;
813     int rot = dpi_inst.dpii_un.dpii_im.dpisi_rot * 2;
814     if (rot != 0)
815         imm = (imm << (32 - rot)) | (imm >> rot);
816     if (imm < 10)
817         len = snprintf(buf, buflen, ", %#d", imm);
818     else
819         len = snprintf(buf, buflen, ", %#d ; %#x", imm, imm);
820     case ARM_DPI_SHIFTER_IMM32:
821     len = snprintf(buf, buflen, ", #d, %d",
822                    dpi_inst.dpii_un.dpii_im.dpisi_imm,
823                    dpi_inst.dpii_un.dpii_im.dpisi_rot);
824     break;
825 }
826#endif /* ! codereview */
827 case ARM_DPI_SHIFTER_SIMM:
828     if (dpi_inst.dpii_si.dpiss_code == DPI_S_NONE) {
829         len = snprintf(buf, buflen, "%s",
830                        arm_reg_names[dpi_inst.dpii_si.dpiss_targ]);
831         break;
832     }
833     if (dpi_inst.dpii_si.dpiss_code == DPI_S_RRX) {
834         len = snprintf(buf, buflen, "%s RRX",
835                        arm_reg_names[dpi_inst.dpii_si.dpiss_targ]);
836         break;
837     }
838     len = snprintf(buf, buflen, "%s, %s %#d",
839                    arm_reg_names[dpi_inst.dpii_si.dpiss_targ],
840                    arm_dpi_shifts[dpi_inst.dpii_si.dpiss_code],
841                    dpi_inst.dpii_si.dpiss_imm);
842     break;
843 case ARM_DPI_SHIFTER_SREG:
844     len = snprintf(buf, buflen, "%s, %s %s",
845                    arm_reg_names[dpi_inst.dpii_ri.dpisr_targ],
846                    arm_dpi_shifts[dpi_inst.dpii_ri.dpisr_code],
847                    arm_reg_names[dpi_inst.dpii_ri.dpisr_val]);
848     break;
849 }
850
851     return (len < buflen ? 0 : -1);
852 }
```

```

853 */
854 * This handles the byte and word size loads and stores. It does not handle the
855 * multi-register loads or the 'extra' ones. The instruction has the generic
856 * form off:
857 *
858 * 31 - 28 | 27 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19-16 | 15-12 | 11 - 0
859 * [ cond | 0 0 | I | P | U | B | W | L | Rn | Rd | mode_specific]
860 *
861 * Here the bits mean the following:
862 *
863 * Rn: The base register used by the addressing mode
864 * Rd: The register to load to or store from
865 * L bit: If L==1 then a load, else store
866 * B bit: If B==1 then work on a byte, else a 32-bit word
867 *
868 * The remaining pieces determine the mode we are operating in:
869 * I bit: If 0 use immediate offsets, otherwise if 1 used register based offsets
870 * P bit: If 0 use post-indexed addressing. If 1, indexing mode is either offset
871 * addressing or pre-indexed addressing based on the W bit.
872 * U bit: If 1, offset is added to base, if 0 offset is subtracted from base
873 * W bit: This bits interpretation varies based on the P bit. If P is zero then
874 * W indicates whether a normal memory access is performed or if a read
875 * from user memory is performed (W = 1).
876 * If P is 1 then when W = 0 the base register is not updated and
877 * when W = 1 the calculated address is written back to the base
878 * register.
879 *
880 static int
881 arm_dis_ldstr(uint32_t in, char *buf, size_t buflen)
882 {
883     arm_cond_code_t cc;
884     arm_reg_t rd, rn, rm;
885     int ibit, pbit, ubit, bbit, wbit, lbit;
886     arm_dpi_shift_code_t sc;
887     uint8_t simm;
888     size_t len;
889
890     cc = (in & ARM_CC_MASK) >> ARM_CC_SHIFT;
891     ibit = in & ARM_LS_IBIT_MASK;
892     pbit = in & ARM_LS_PBIT_MASK;
893     ubit = in & ARM_LS_UBIT_MASK;
894     bbit = in & ARM_LS_BBIT_MASK;
895     wbit = in & ARM_LS_WBIT_MASK;
896     lbit = in & ARM_LS_LBIT_MASK;
897     rd = (in & ARM_LS_RD_MASK) >> ARM_LS_RD_SHIFT;
898     rn = (in & ARM_LS_RN_MASK) >> ARM_LS_RN_SHIFT;
899
900     len = snprintf(buf, buflen, "%s%s%s%s %s, ", lbit != 0 ? "LDR" : "STR",
901                    arm_cond_names[cc], bbit != 0 ? "B" : "",
902                    (pbit == 0 && wbit != 0) ? "T" : "",
903                    arm_reg_names[rd]);
904     if (len >= buflen)
905         return (-1);
906
907     /* Figure out the specifics of the encoding for the rest */
908     if (ibit == 0 && pbit != 0) {
909         /*
910         * This is the immediate offset mode (A5.2.2). That means that
911         * we have something of the form [ <Rn>, #+#<offset_12> ]. All
912         * of the mode specific bits contribute to offset_12. We also
913         * handle the pre-indexed version (A5.2.5) which depends on the
914         * wbit being set.
915     }
```

```

915         */
916         len += snprintf(buf + len, buflen - len, "[%s, #%"PRIu32"]%s",
917                         arm_reg_names[rn], ubit != 0 ? "" : "-",
918                         in & ARM_LS_IMM_MASK, wbit != 0 ? "!" : "");
919     } else if (ibit != 0 && pbit != 0) {
920         /*
921          * This handles A5.2.2, A5.2.3, A5.2.6, and A5.2.7. We can have
922          * one of two options. If the non-rm bits (11-4) are all zeros
923          * then we have a special case of a register offset is just
924          * being added. Otherwise we have a scaled register offset where
925          * the shift code matters.
926         */
927         rm = in & ARM_LS_REG_RM_MASK;
928         len += snprintf(buf + len, buflen - len, "[%s, %s%s",
929                         arm_reg_names[rn], ubit != 0 ? "" : "-",
930                         arm_reg_names[rm]);
931         if (len >= buflen)
932             return (-1);
933         if ((in & ARM_LS_REG_NRM_MASK) != 0) {
934             simm = (in & ARM_LS_SCR_SIMM_MASK) >>
935                   ARM_LS_SCR_SIMM_SHIFT;
936             sc = (in & ARM_LS_SCR_SCODE_MASK) >>
937                   ARM_LS_SCR_SCODE_SHIFT;
938
939             if (simm == 0 && sc == DPI_S_ROR)
940                 sc = DPI_S_RRX;
941
942             len += snprintf(buf + len, buflen - len, "%s",
943                             arm_dpi_shifts[sc]);
944             if (len >= buflen)
945                 return (-1);
946             if (sc != DPI_S_RRX) {
947                 len += snprintf(buf + len, buflen - len, "#%"PRIu32",
948                               simm);
949                 if (len >= buflen)
950                     return (-1);
951             }
952         }
953         len += snprintf(buf + len, buflen - len, "]%s",
954                         wbit != 0 ? "!" : "");
955     } else if (ibit == 0 && pbit == 0 && wbit == 0) {
956         /* A5.2.8 immediate post-indexed */
957         len += snprintf(buf + len, buflen - len, "[%s], #%"PRIu32",
958                         arm_reg_names[rn], ubit != 0 ? "" : "-",
959                         in & ARM_LS_IMM_MASK);
960     } else if (ibit != 0 && pbit == 0 && wbit == 0) {
961         /* A5.2.9 and A5.2.10 */
962         rm = in & ARM_LS_REG_RM_MASK;
963         len += snprintf(buf + len, buflen - len, "[%s], %s%s",
964                         arm_reg_names[rn], ubit != 0 ? "" : "-",
965                         arm_reg_names[rm]);
966         if ((in & ARM_LS_REG_NRM_MASK) != 0) {
967             simm = (in & ARM_LS_SCR_SIMM_MASK) >>
968                   ARM_LS_SCR_SIMM_SHIFT;
969             sc = (in & ARM_LS_SCR_SCODE_MASK) >>
970                   ARM_LS_SCR_SCODE_SHIFT;
971
972             if (simm == 0 && sc == DPI_S_ROR)
973                 sc = DPI_S_RRX;
974
975             len += snprintf(buf + len, buflen - len, "%s",
976                             arm_dpi_shifts[sc]);
977             if (len >= buflen)
978                 return (-1);
979             if (sc != DPI_S_RRX)
980                 len += snprintf(buf + len, buflen - len,

```

```

981                                         "#%"PRIu32", simm);
982         }
983     }
984
985     return (len < buflen ? 0 : -1);
986 }
987
988 /*
989  * This handles load and store multiple instructions. The general format is as
990  * follows:
991  *
992  * 31 - 28 | 27 26 25 | 24 | 23 | 22 | 21 | 20 | 19-16 | 15-0
993  * [ cond | 1 0 0 | P | U | S | W | L | Rn | register set
994  *
995  * The register set has one bit per register. If a bit is set it indicates that
996  * register and if it is not set then it indicates that the register is not
997  * included in this.
998  *
999  * S bit: If the instruction is a LDM and we load the PC, the S == 1 tells us to
1000  * load the CPSR from SPSR after the other regs are loaded. If the instruction
1001  * is a STM or LDM without touching the PC it indicates that if we are
1002  * privileged we should send the banked registers.
1003  *
1004  * L bit: Where this is a load or store. Load is active high.
1005  *
1006  * P bit: If P == 0 then Rn is included in the memory region transfers and its
1007  * location is dependent on the U bit. It is at the top (U == 0) or bottom (U ==
1008  * 1). If P == 1 then it is excluded and lies one word beyond the top (U == 0)
1009  * or bottom based on the U bit.
1010  *
1011  * U bit: If U == 1 then the transfer is made upwards and if U == 0 then the
1012  * transfer is made downwards.
1013  *
1014  * W bit: If set then we increment the base register after the transfer. It is
1015  * modified by 4 times the number of registers in the list. If the U bit is
1016  * positive then that value is added to Rn otherwise it is subtracted.
1017  *
1018  * The overall layout for this is
1019  * {LDM|STM}{<cond>}<addressing mode> Rn{!}, <registers>{^}. Here the ! is based
1020  * on having the W bit set. The ^ bit depends on whether S is set or not.
1021  *
1022  * There are four normal addressing modes: IA, IB, DA, DB. There are also
1023  * corresponding stack addressing modes that exist. However we have no way of
1024  * knowing which are the ones being used, therefore we are going to default to
1025  * the non-stack versions which are listed as the primary.
1026  *
1027  * Finally the last useful bit is how the registers list is specified. It is a
1028  * comma separated list inside of { }. However, a user may separate a contiguous
1029  * range by the use of a -, eg. R0 - R4. However, it is impossible for us to map
1030  * back directly to what the user did. So for now, we punt on second down and
1031  * instead just list each individual register rather than attempt a joining
1032  * routine.
1033 */
1034 static int
1035 arm_dis_ldstr_multi(uint32_t in, char *buf, size_t buflen)
1036 {
1037     int sbit, wbit, lbit, ii, cont;
1038     uint16_t regs, addr_mode;
1039     arm_reg_t rn;
1040     arm_cond_code_t cc;
1041     size_t len;
1042
1043     cc = (in & ARM_CC_MASK) >> ARM_CC_SHIFT;
1044     sbit = in & ARM_LSM_SBIT_MASK;
1045     wbit = in & ARM_LSM_WBIT_MASK;
1046     lbit = in & ARM_LSM_LBIT_MASK;
```

```

1047     rn = (in & ARM_LSM_RN_MASK) >> ARM_LSM_RN_SHIFT;
1048     regs = in & ARM_LSM_RLIST_MASK;
1049     addr_mode = (in & ARM_LSM_ADDR_MASK) >> ARM_LSM_ADDR_SHIFT;
1050
1051     len = sprintf(buf, buflen, "%s%s%s %s%, { ",
1052         lbit != 0 ? "LDM" : "STM",
1053         arm_cond_names[cc],
1054         arm_lsm_mode_names[addr_mode],
1055         arm_reg_names[rn],
1056         wbit != 0 ? "!" : "");
1057
1058     cont = 0;
1059     for (ii = 0; ii < 16; ii++) {
1060         if (!(regs & (1 << ii)))
1061             continue;
1062
1063         len += sprintf(buf + len, buflen - len, "%s%s",
1064             cont > 0 ? ", " : "", arm_reg_names[ii]);
1065         if (len >= buflen)
1066             return (-1);
1067         cont++;
1068     }
1069
1070     len += sprintf(buf + len, buflen - len, " }%s", sbit != 0 ? "^" : "");
1071     return (len >= buflen ? -1 : 0);
1072 }
1073 */
1074 * Here we need to handle miscellaneous loads and stores. This is used to load
1075 * and store signed and unsigned half words. To load a signed byte. And to load
1076 * and store double words. There is no specific store routines for signed bytes
1077 * and halfwords as they are supposed to use the SRB and STRH. There are two
1078 * primary encodings this time. The general case looks like:
1079 *
1080 * 31 - 28 | 27 - 25 | 24 | 23 | 22 | 21 | 20 | 19-16 | 15-12 | 11-8 | 7 | 6 | 5 | 4 | 3-0
1081 * [ cond | 0 | P | U | I | W | L | Rn | Rd | amode | 1 | S | H | 1 | amode ]
1082 *
1083 * The I, P, U, and W bits specify the addressing mode.
1084 * The L, S, and H bits describe the type and size.
1085 * Rn: The base register used by the addressing mode
1086 * Rd: The register to load to or store from
1087 *
1088 * The other bits specifically mean:
1089 * I bit: If set to one the address specific pieces are immediate. Otherwise
1090 * they aren't.
1091 * P bit: If P is 0 used post-indexed addressing. If P is 1 its behavior is
1092 * based on the value of W.
1093 * U bit: If U is one the offset is added to the base otherwise subtracted
1094 * W bit: When P is one a value of W == 1 says that the resulting memory address
1095 * should be written back to the base register. The base register isn't touched
1096 * when W is zero.
1097 *
1098 * The L, S, and H bits combine in the following table:
1099 *
1100 * L | S | H | Meaning
1101 * -----
1102 * 0 | 0 | 1 | store halfword
1103 * 0 | 1 | 0 | load doubleword
1104 * 0 | 1 | 1 | store doubleword
1105 * 1 | 0 | 1 | load unsigned half word
1106 * 1 | 1 | 0 | load signed byte
1107 * 1 | 1 | 1 | load signed halfword
1108 *
1109 *
1110 * The final format of this is:
1111 * LDR|STR{<cond>}H|SH|SB|D <rd>, address_mode
1112 */

```

```

1113 static int
1114 arm_dis_els(uint32_t in, char *buf, size_t buflen)
1115 {
1116     arm_cond_code_t cc;
1117     arm_reg_t rn, rd;
1118     const char *iname, *suffix;
1119     int lbit, sbit, hbit, pbit, ubit, ibit, wbit;
1120     uint8_t imm;
1121     size_t len;
1122
1123     lbit = in & ARM_ELS_LBIT_MASK;
1124     sbit = in & ARM_ELS_SBIT_MASK;
1125     hbit = in & ARM_ELS_SBIT_MASK;
1126
1127     if (lbit || (sbit && hbit == 0))
1128         iname = "LDR";
1129     else
1130         iname = "STR";
1131
1132     if (sbit == 0 && hbit)
1133         suffix = "H";
1134     else if (lbit == 0)
1135         suffix = "D";
1136     else if (sbit && hbit == 0)
1137         suffix = "SB";
1138     else if (sbit && hbit)
1139         suffix = "SH";
1140
1141     cc = (in & ARM_CC_MASK) >> ARM_CC_SHIFT;
1142     rn = (in & ARM_ELS_RN_MASK) >> ARM_ELS_RN_SHIFT;
1143     rd = (in & ARM_ELS_RD_MASK) >> ARM_ELS_RD_SHIFT;
1144
1145     len = sprintf(buf, buflen, "%s%s%s %s, ", iname, arm_cond_names[cc],
1146                 suffix, arm_reg_names[rd]);
1147     if (len >= buflen)
1148         return (-1);
1149
1150     pbit = in & ARM_ELS_PBIT_MASK;
1151     ubit = in & ARM_ELS_UBIT_MASK;
1152     ibit = in & ARM_ELS_IBIT_MASK;
1153     wbit = in & ARM_ELS_WBIT_MASK;
1154
1155     if (pbit && ibit) {
1156         /* Handle A5.3.2 and A5.3.4 immediate offset and pre-indexed */
1157         /* Bits 11-8 form the upper 4 bits of imm */
1158         imm = (in & ARM_ELS_UP_AM_MASK) >> (ARM_ELS_UP_AM_SHIFT - 4);
1159         imm |= in & ARM_ELS_LOW_AM_MASK;
1160         len += sprintf(buf + len, buflen - len, "[%, #$%d]%"s,
1161                         arm_reg_names[rn],
1162                         ubit != 0 ? "+" : "-", imm,
1163                         wbit != 0 ? "!" : "");
1164     } else if (pbit && ibit == 0) {
1165         /* Handle A5.3.3 and A5.3.5 register offset and pre-indexed */
1166         len += sprintf(buf + len, buflen - len, "[%s %s%"s]"s,
1167                         arm_reg_names[rn],
1168                         ubit != 0 ? "+" : "-",
1169                         arm_reg_names[in & ARM_ELS_LOW_AM_MASK],
1170                         wbit != 0 ? "!" : "");
1171     } else if (pbit == 0 && ibit) {
1172         /* A5.3.6 Immediate post-indexed */
1173         /* Bits 11-8 form the upper 4 bits of imm */
1174         imm = (in & ARM_ELS_UP_AM_MASK) >> (ARM_ELS_UP_AM_SHIFT - 4);
1175         imm |= in & ARM_ELS_LOW_AM_MASK;
1176         len += sprintf(buf + len, buflen - len, "[%, #$%d",
1177                         arm_reg_names[rn], ubit != 0 ? "+" : "-", imm);
1178     } else if (pbit == 0 && ibit == 0) {

```

```

1179     /* Handle A 5.3.7 Register post-indexed */
1180     len += snprintf(buf + len, buflen - len, "[%s], %s%s",
1181                     arm_reg_names[rn], ubit != 0 ? "" : "-",
1182                     arm_reg_names[in & ARM_ELS_LOW_AM_MASK]);
1183 }
1184
1185     return (len >= buflen ? -1 : 0);
1186 }

1188 /* Handle SWP and SWPB out of the extra loads/stores extensions.
1189 */
1190 */
1191 static int
1192 arm_dis_swap(uint32_t in, char *buf, size_t buflen)
1193 {
1194     arm_cond_code_t cc;
1195     arm_reg_t rn, rd, rm;
1196
1197     cc = (in & ARM_CC_MASK) >> ARM_CC_SHIFT;
1198     rn = (in & ARM_ELS_RN_MASK) >> ARM_ELS_RN_SHIFT;
1199     rd = (in & ARM_ELS_RD_MASK) >> ARM_ELS_RD_SHIFT;
1200     rm = in & ARM_ELS_RN_MASK;
1201
1202     if (snprintf(buf, buflen, "SWP%s%s %s, %s, [%s]",
1203                  arm_cond_names[cc],
1204                  (in & ARM_ELS_SWAP_BYTE_MASK) ? "B" : "",
1205                  arm_reg_names[rd], arm_reg_names[rm], arm_reg_names[rn]) >=
1206         buflen)
1207         return (-1);
1208
1209     return (0);
1210 }

1212 /*
1213 * Handle LDREX and STREX out of the extra loads/stores extensions.
1214 */
1215 static int
1216 arm_dis_lsexcl(uint32_t in, char *buf, size_t buflen)
1217 {
1218     arm_cond_code_t cc;
1219     arm_reg_t rn, rd, rm;
1220     int lbit;
1221     size_t len;
1222
1223     cc = (in & ARM_CC_MASK) >> ARM_CC_SHIFT;
1224     rn = (in & ARM_ELS_RN_MASK) >> ARM_ELS_RN_SHIFT;
1225     rd = (in & ARM_ELS_RD_MASK) >> ARM_ELS_RD_SHIFT;
1226     rm = in & ARM_ELS_RN_MASK;
1227     lbit = in & ARM_ELS_LBIT_MASK;
1228
1229     len = snprintf(buf, buflen, "%s%SEX %s, ",
1230                    lbit != 0 ? "LDR" : "STR",
1231                    arm_cond_names[cc], arm_reg_names[rd]);
1232     if (len >= buflen)
1233         return (-1);
1234
1235     if (lbit)
1236         len += snprintf(buf + len, buflen - len, "[%s]",
1237                         arm_reg_names[rn]);
1238     else
1239         len += snprintf(buf + len, buflen - len, "%s, [%s]",
1240                         arm_reg_names[rm], arm_reg_names[rn]);
1241
1242     return (len >= buflen ? -1 : 0);
1243 */


```

```

1245     * This is designed to handle the multiplication instruction extension space.
1246     * Note that this doesn't actually cover all of the multiplication instructions
1247     * available in ARM, but all of the ones that are in this space. This includes
1248     * the following instructions:
1249     *
1250     *
1251     * There are three basic encoding formats:
1252     *
1253     * Multiply (acc):
1254     * 31 - 28|27 - 24|23|22|21|20|19-16|15-12|11-8 |7|6|5|4|3-0
1255     * [ cond | 0 | 0 | A |S |Rn | Rd |Rs |1|0|0|1|Rm ]
1256     *
1257     * Unsigned multiply acc acc long
1258     * 31 - 28|27 - 24|23|22|21|20|19-16|15-12|11-8 |7|6|5|4|3-0
1259     * [ cond | 0 | 0 | 1 | 0 | 0 | RdHi | RdLo |Rs |1|0|0|1|Rm ]
1260     *
1261     * Multiply (acc) long:
1262     * 31 - 28|27 - 24|23|22|21|20|19-16|15-12|11-8 |7|6|5|4|3-0
1263     * [ cond | 0 | 1 | Un |A |S |RdHi | RdLo |Rs |1|0|0|1|Rm ]
1264     *
1265     * A bit: Accumulate
1266     * Un bit: Unsigned is active low, signed is active high
1267     * S bit: Indicates whether the status register should be updated.
1268     *
1269     * MLA(S) and MUL(S) make up the first type of instructions.
1270     * UMAAL makes up the second group.
1271     * (U|S)MULL(S), (U|S)MLAL(S), Make up the third.
1272 */
1273 static int
1274 arm_dis_extmul(uint32_t in, char *buf, size_t buflen)
1275 {
1276     arm_cond_code_t cc;
1277     arm_reg_t rd, rn, rs, rm;
1278     size_t len;
1279
1280     /*
1281     * RdHi is equal to rd here. RdLo is equal to Rn here.
1282     */
1283     rd = (in & ARM_EMULT_RD_MASK) >> ARM_EMULT_RD_SHIFT;
1284     rn = (in & ARM_EMULT_RN_MASK) >> ARM_EMULT_RN_SHIFT;
1285     rs = (in & ARM_EMULT_RS_MASK) >> ARM_EMULT_RS_SHIFT;
1286     rm = in & ARM_EMULT_RM_MASK;
1287
1288     cc = (in & ARM_CC_MASK) >> ARM_CC_SHIFT;
1289
1290     if ((in & ARM_EMULT_MA_MASK) == 0) {
1291         if (in & ARM_EMULT_ABIT_MASK) {
1292             len = snprintf(buf, buflen, "MLA%s%s %s, %s, %s, %s",
1293                            arm_cond_names[cc],
1294                            (in & ARM_EMULT_SBIT_MASK) ? "S" : "",
1295                            arm_reg_names[rd], arm_reg_names[rm],
1296                            arm_reg_names[rs], arm_reg_names[rs]);
1297         } else {
1298             len = snprintf(buf, buflen, "MUL%s%s %s, %s, %s",
1299                            arm_cond_names[cc],
1300                            (in & ARM_EMULT_SBIT_MASK) ? "S" : "",
1301                            arm_reg_names[rd], arm_reg_names[rm],
1302                            arm_reg_names[rs]);
1303         }
1304     } else if ((in & ARM_EMULT_UMA_MASK) == ARM_EMULT_UMA_TARG) {
1305         len = snprintf(buf, buflen, "UMAAL%s %s, %s, %s, %s",
1306                        arm_cond_names[cc], arm_reg_names[rn], arm_reg_names[rd],
1307                        arm_reg_names[rm], arm_reg_names[rs]);
1308     } else if ((in & ARM_EMULT_MAL_MASK) == ARM_EMULT_MAL_TARG) {
1309         len = snprintf(buf, buflen, "%s%s%s %s, %s, %s, %s",
1310                        arm_cond_names[cc], arm_reg_names[rn], arm_reg_names[rd],
1311                        arm_reg_names[rm], arm_reg_names[rs]);
1312     }
1313 }


```

```

1311             (in & ARM_EMULT_UNBIT_MASK) ? "S" : "U",
1312             (in & ARM_EMULT_ABIT_MASK) ? "MLAL" : "MULL",
1313             arm_cond_names[cc],
1314             (in & ARM_EMULT_SBIT_MASK) ? "S" : "",
1315             arm_reg_names[rn], arm_reg_names[rd], arm_reg_names[rm],
1316             arm_reg_names[rs]);
1317     } else {
1318         /* Not a supported instruction in this space */
1319         return (-1);
1320     }
1321     return (len >= buflen ? -1 : 0);
1322 }

1324 /*
1325 * Here we handle the three different cases of moving to and from the various
1326 * status registers in both register mode and in immediate mode.
1327 */
1328 static int
1329 arm_dis_status_regs(uint32_t in, char *buf, size_t buflen)
1330 {
1331     arm_cond_code_t cc;
1332     arm_reg_t rd, rm;
1333     uint8_t field;
1334     int imm;
1335     size_t len;

1337     cc = (in & ARM_CC_MASK) >> ARM_CC_SHIFT;

1339     if ((in & ARM_CDSP_MRS_MASK) == ARM_CDSP_MRS_TARG) {
1340         rd = (in & ARM_CDSP_RD_MASK) >> ARM_CDSP_RD_SHIFT;
1341         if (snprintf(buf, buflen, "MRS%ls %s, %s", arm_cond_names[cc],
1342                     arm_reg_names[rd],
1343                     (in & ARM_CDSP_STATUS_RBIT) != 0 ? "SPSR" : "CPSR") >=
1344                     buflen)
1345             return (-1);
1346         return (0);
1347     }

1349     field = (in & ARM_CDSP_MSR_F_MASK) >> ARM_CDSP_MSR_F_SHIFT;
1350     len = sprintf(buf, "MSR%ls %s_%s, ", arm_cond_names[cc],
1351                   (in & ARM_CDSP_STATUS_RBIT) != 0 ? "SPSR" : "CPSR",
1352                   arm_cdsp_msr_field_names[field]);
1353     if (len >= buflen)
1354         return (-1);

1356     if (in & ARM_CDSP_MSR_ISIMM_MASK) {
1357         imm = in & ARM_CDSP_MSR_IMM_MASK;
1358         imm <= (in & ARM_CDSP_MSR_RI_MASK) >> ARM_CDSP_MSR_RI_SHIFT;
1359         len += sprintf(buf + len, "#%d", imm);
1360     } else {
1361         rm = in & ARM_CDSP_RM_MASK;
1362         len += sprintf(buf + len, "%s",
1363                     arm_reg_names[rm]);
1364     }

1366     return (len >= buflen ? -1 : 0);
1367 }

1369 /*
1370 * Here we need to handle the Control And DSP instruction extension space. This
1371 * consists of several different instructions. Unlike other extension spaces
1372 * there isn't as much that is similar here as there is stuff that is different.
1373 * Oh well, that's a part of life. Instead we do a little bit of additional
1374 * parsing here.
1375 *
1376 * The first group that we separate out are the instructions that interact with

```

```

1377     * the status registers. Those are handled in their own function.
1378     */
1379     static int
1380     arm_dis_cdsp_ext(uint32_t in, char *buf, size_t buflen)
1381     {
1382         uint16_t imm, op;
1383         arm_cond_code_t cc;
1384         arm_reg_t rd, rm, rn, rs;
1385         size_t len;

1387         if ((in & ARM_CDSP_STATUS_MASK) == ARM_CDSP_STATUS_TARG)
1388             return (arm_dis_status_regs(in, buf, buflen));

1390         cc = (in & ARM_CC_MASK) >> ARM_CC_SHIFT;

1392         /*
1393         * This gets the Branch/exchange as well as the Branch and link/exchange
1394         * pieces. These generally also transform the instruction set into
1395         * something we can't actually disassemble. Here the lower mask and
1396         * target is the opposite. eg. the target bits are not what we want.
1397         */
1398         if (((in & ARM_CDSP_BEX_UP_MASK) == ARM_CDSP_BEX_UP_TARG &
1399              (in & ARM_CDSP_BEX_LOW_MASK) != ARM_CDSP_BEX_NLOW_TARG) ||
1400             (rm = in & ARM_CDSP_RM_MASK,
1401              imm = (in & ARM_CDSP_BEX_TYPE_MASK) >> ARM_CDSP_BEX_TYPE_SHIFT,
1402              if (snprintf(buf, buflen, "%B%ls %s", imm == ARM_CDSP_BEX_TYPE_X ? "X" :
1403                          imm == ARM_CDSP_BEX_TYPE_J ? "XJ" : "LX",
1404                          arm_cond_names[cc], arm_reg_names[rm]) >= buflen)
1405                  return (-1);
1406              return (0);
1407         }

1410         /* Count leading zeros */
1411         if ((in & ARM_CDSP_CLZ_MASK) == ARM_CDSP_CLZ_TARG) {
1412             rd = (in & ARM_CDSP_RD_MASK) >> ARM_CDSP_RD_SHIFT;
1413             rm = in & ARM_CDSP_RM_MASK;
1414             if (snprintf(buf, buflen, "CLZ%ls %s, %s", arm_cond_names[cc],
1415                         arm_reg_names[rd], arm_reg_names[rm]) >= buflen)
1416                 return (-1);
1417             return (0);
1418         }

1420         if ((in & ARM_CDSP_SAT_MASK) == ARM_CDSP_SAT_TARG) {
1421             rd = (in & ARM_CDSP_RD_MASK) >> ARM_CDSP_RD_SHIFT;
1422             rn = (in & ARM_CDSP_RN_MASK) >> ARM_CDSP_RN_SHIFT;
1423             rm = in & ARM_CDSP_RM_MASK;
1424             imm = (in & ARM_CDSP_SAT_OP_MASK) >> ARM_CDSP_SAT_OP_SHIFT;
1425             if (snprintf(buf, buflen, "%Q%ls %s, %s, %s", imm,
1426                         arm_cdsp_sat_opnames[imm], arm_cond_names[cc],
1427                         arm_reg_names[rd], arm_reg_names[rm],
1428                         arm_reg_names[rn]) >= buflen)
1429                 return (-1);
1430             return (0);
1431         }

1433         /*
1434         * Breakpoint instructions are a bit different. While they are in the
1435         * conditional instruction namespace, they actually aren't defined to
1436         * take a condition. That's just how it rolls. The breakpoint is a
1437         * 16-bit value. The upper 12 bits are stored together and the lower
1438         * four together.
1439         */
1440         if ((in & ARM_CDSP_BKPT_MASK) == ARM_CDSP_BKPT_TARG) {
1441             if (cc != ARM_COND_NACC)
1442                 return (-1);

```

```

1443     imm = (in & ARM_CDSP_BKPT_UIMM_MASK) >>
1444         ARM_CDSP_BKPT_UIMM_SHIFT;
1445     imm <= 4;
1446     imm |= (in & ARM_CDSP_BKPT_LIMM_MASK);
1447     if (snprintf(buf, buflen, "BKPT %d", imm) >= buflen)
1448         return (1);
1449     return (0);
1450 }

1452 /*
1453 * Here we need to handle another set of multiplies. Specifically the
1454 * Signed multiplies. This is SMLA<x><y>, SMLAW<y>, SMULW<y>,
1455 * SMLAL<x><y>, SMUL<x><y>. These instructions all follow the form:
1456 *
1457 * 31 - 28|27-25|24|23|22-21|20|19-16|15-12|11 - 8|7|6|5|4|3-0
1458 * [ cond | 0 | 1 | 0 | op. | 0 | Rn | Rd | Rs | 1|y|x|0|Rm ]
1459 *
1460 * If x is one a T is used for that part of the name. Otherwise a B is.
1461 * The same holds true for y.
1462 *
1463 * These instructions map to the following opcodes:
1464 * SMLA<x><y>: 00,
1465 * SMLAW<y>: 01 and x is zero,
1466 * SMULW<y>: 01 and x is one ,
1467 * SMLAL<x><y>: 10,
1468 * SMUL<x><y>: 11
1469 */
1470 if ((in & ARM_CDSP_SMUL_MASK) == ARM_CDSP_SMUL_TARG) {
1471     rd = (in & ARM_CDSP_RD_MASK) >> ARM_CDSP_RD_SHIFT;
1472     rn = (in & ARM_CDSP_RN_MASK) >> ARM_CDSP_RN_SHIFT;
1473     rs = (in & ARM_CDSP_RS_MASK) >> ARM_CDSP_RS_SHIFT;
1474     rm = in & ARM_CDSP_RM_MASK;
1475     op = (in & ARM_CDSP_SMUL_OP_MASK) >> ARM_CDSP_SMUL_OP_SHIFT;

1477     switch (op) {
1478     case 0:
1479         len = snprintf(buf, buflen, "SMLA%s%s %s, %s, %s, %s",
1480             (in & ARM_CDSP_SMUL_X_MASK) != 0 ? "T" : "B",
1481             (in & ARM_CDSP_SMUL_Y_MASK) != 0 ? "T" : "B",
1482             arm_cond_names[cc], arm_reg_names[rd],
1483             arm_reg_names[rm], arm_reg_names[rs],
1484             arm_reg_names[rn]);
1485         break;
1486     case 1:
1487         if (in & ARM_CDSP_SMUL_X_MASK) {
1488             len = snprintf(buf, buflen,
1489                 "SMULW%s %s, %s, %s",
1490                 (in & ARM_CDSP_SMUL_Y_MASK) != 0 ? "T" :
1491                 "B", arm_cond_names[cc], arm_reg_names[rd],
1492                 arm_reg_names[rm], arm_reg_names[rs]);
1493         } else {
1494             len = snprintf(buf, buflen,
1495                 "SMLAW%s %s, %s, %s %s",
1496                 (in & ARM_CDSP_SMUL_Y_MASK) != 0 ? "T" :
1497                 "B", arm_cond_names[cc], arm_reg_names[rd],
1498                 arm_reg_names[rm], arm_reg_names[rs],
1499                 arm_reg_names[rn]);
1500         }
1501         break;
1502     case 2:
1503         len = snprintf(buf, buflen,
1504             "SMLAL%s%s %s, %s, %s, %s",
1505             (in & ARM_CDSP_SMUL_X_MASK) != 0 ? "T" : "B",
1506             (in & ARM_CDSP_SMUL_Y_MASK) != 0 ? "T" : "B",
1507             arm_cond_names[cc], arm_reg_names[rd],
1508             arm_reg_names[rn], arm_reg_names[rm],
1509         }
1510 }

```

```

1511         arm_reg_names[rs]);
1512         break;
1513     case 3:
1514         len = snprintf(buf, buflen, "SMUL%s%s %s, %s, %s",
1515             (in & ARM_CDSP_SMUL_X_MASK) != 0 ? "T" : "B",
1516             (in & ARM_CDSP_SMUL_Y_MASK) != 0 ? "T" : "B",
1517             arm_cond_names[cc], arm_reg_names[rd],
1518             arm_reg_names[rm], arm_reg_names[rs]);
1519         break;
1520     default:
1521         return (-1);
1522     }
1523     return (len >= buflen ? -1 : 0);
1524 }

1525 /*
1526 * If we got here then this is some other instruction we don't know
1527 * about in the instruction extensino space.
1528 */
1529 return (-1);

1530 /*
1531 * Coprocessor double register transfers
1532 */
1533 /*
1534 * MCRR:
1535 * 31 - 28|27-25|24|23|22|21|20|19-16|15-12|11-8|7-4|3-0
1536 * [ cond | 1 1 0 | 0 | 0 | 1 | 0 | 0 | Rn | Rd | cp # | op | CRM
1537 *
1538 * MRRC:
1539 * 31 - 28|27-25|24|23|22|21|20|19-16|15-12|11-8|7-4|3-0
1540 * [ cond | 1 1 0 | 0 | 0 | 1 | 0 | 1 | Rn | Rd | cp # | op | CRM
1541 *
1542 */
1543 static int
1544 arm_dis_coproc_drt(uint32_t in, char *buf, size_t buflen)
1545 {
1546     arm_cond_code_t cc;
1547     arm_reg_t rd, rn, rm;
1548     uint8_t coproc, op;
1549     const char *ccn;
1550     size_t len;

1551     cc = (in & ARM_CC_MASK) >> ARM_CC_SHIFT;
1552     coproc = (in & ARM_COPROC_NUM_MASK) >> ARM_COPROC_NUM_SHIFT;
1553     rn = (in & ARM_COPROC_RN_MASK) >> ARM_COPROC_RN_SHIFT;
1554     rd = (in & ARM_COPROC_RD_MASK) >> ARM_COPROC_RD_SHIFT;
1555     rm = in & ARM_COPROC_RM_MASK;
1556     op = (in & ARM_COPROC_DRT_OP_MASK) >> ARM_COPROC_DRT_OP_SHIFT;
1557

1558     if (cc == ARM_COND_NACC)
1559         ccn = "2";
1560     else
1561         ccn = arm_cond_names[cc];

1562     len = snprintf(buf, buflen, "%s%s %s, #%d, %s, %s, C%s",
1563         (in & ARM_COPROC_DRT_DIR_MASK) != 0 ? "MRRC" : "MCRR",
1564         ccn, arm_coproc_names[coproc], op, arm_reg_names[rd],
1565         arm_reg_names[rn], arm_reg_names[rm]);
1566     return (len >= buflen ? -1 : 0);
1567 }

1568 /*
1569 */
1570 /*
1571 * This serves as both the entry point for the normal load and stores as well as
1572 * the double register transfers (MCRR and MRCC). If it is a register transfer
1573 * then we quickly send it off.
1574 */

```

```

1575 * LDC:
1576 * 31 - 28|27-25|24|23|22|21|20|19-16|15-12|11 - 8|7 - 0
1577 * [ cond | 1 1 0 | P | U | N | W | L | Rn | CRd | cp # | off ]
1578 *
1579 * STC:
1580 * 31 - 28|27-25|24|23|22|21|20|19-16|15-12|11 - 8|7 - 0
1581 * [ cond | 1 1 0 | P | U | N | W | L | Rn | CRd | cp # | off ]
1582 *
1583 * Here the bits mean:
1584 *
1585 * P bit: If P is zero, it is post-indexed or unindexed based on W. If P is 1
1586 * then it is offset-addressing or pre-indexed based on W again.
1587 *
1588 * U bit: If U is positive then the offset if added, subtracted otherwise.. Note
1589 * that if P is zero and W is zero, U must be one.
1590 *
1591 * N bit: If set that means that we have a Long size, this bit is set by the L
1592 * suffix, not to be confused with the L bit.
1593 *
1594 * W bit: If W is one then the memory address is written back to the base
1595 * register. Further W = 0 and P = 0 is unindexed addressing. W = 1, P = 0 is
1596 * post-indexed. W = 0, P = 1 is offset addressing and W = 1, P = 1 is
1597 * pre-indexed.
1598 */
1599 static int
1600 arm_dis_coproc_lsdrt(uint32_t in, char *buf, size_t buflen)
1601 {
1602     arm_cond_code_t cc;
1603     arm_reg_t rn, rd;
1604     uint8_t coproc;
1605     uint32_t imm;
1606     int pbit, ubit, nbit, wbit, lbit;
1607     const char *ccn;
1608     size_t len;
1609
1610     if ((in & ARM_COPROC_DRT_MASK) == ARM_COPROC_DRT_TARG)
1611         return (arm_dis_coproc_drt(in, buf, buflen));
1612
1613     cc = (in & ARM_CC_MASK) >> ARM_CC_SHIFT;
1614     coproc = (in & ARM_COPROC_NUM_MASK) >> ARM_COPROC_NUM_SHIFT;
1615     rn = (in & ARM_COPROC_RN_MASK) >> ARM_COPROC_RN_SHIFT;
1616     rd = (in & ARM_COPROC_RD_MASK) >> ARM_COPROC_RD_SHIFT;
1617     imm = in & ARM_COPROC_LS_IMM_MASK;
1618
1619     pbit = in & ARM_COPROC_LS_P_MASK;
1620     ubit = in & ARM_COPROC_LS_U_MASK;
1621     nbit = in & ARM_COPROC_LS_N_MASK;
1622     wbit = in & ARM_COPROC_LS_W_MASK;
1623     lbit = in & ARM_COPROC_LS_L_MASK;
1624
1625     if (cc == ARM_COND_NACC)
1626         ccn = "2";
1627     else
1628         ccn = arm_cond_names[cc];
1629
1630     len = sprintf(buf, buflen, "%s%s%s %s, C%s, ",
1631     lbit != 0 ? "LDC" : "STC", ccn, nbit != 0 ? "L" : "",
1632     arm_coproc_names[coproc], arm_reg_names[rd]);
1633     if (len >= buflen)
1634         return (-1);
1635
1636     if (pbit != 0) {
1637         imm *= 4;
1638         len += sprintf(buf + len, buflen - len, "[%s, %%s%d]%", s,
1639         arm_reg_names[rn],
1640         ubit != 0 ? "-" : "", imm,
1641
1642         wbit != 0 ? "!" : "");
1643     } else if (wbit != 0) {
1644         imm *= 4;
1645         len += sprintf(buf + len, buflen - len, "[%s, %%s%d",
1646         arm_reg_names[rn], ubit != 0 ? "-" : "", imm);
1647     } else {
1648         len += sprintf(buf + len, buflen - len, "[%s, { %d }",
1649         arm_reg_names[rn], imm);
1650     }
1651 }
1652
1653 /*
1654 * Here we tell a coprocessor to do data processing
1655 *
1656 * CDP:
1657 * 31 - 28|27 - 24|23-20|19-16|15-12|11 - 8|7 - 5|4|3-0
1658 * [ cond | 1 1 1 0 | op_1 | CRn | CRd | cp # | op_2 | 0 | CRm ]
1659 */
1660 static int
1661 arm_dis_coproc_dp(uint32_t in, char *buf, size_t buflen)
1662 {
1663     arm_cond_code_t cc;
1664     arm_reg_t rn, rd, rm;
1665     uint8_t op1, op2, coproc;
1666     const char *ccn;
1667
1668     cc = (in & ARM_CC_MASK) >> ARM_CC_SHIFT;
1669     coproc = (in & ARM_COPROC_NUM_MASK) >> ARM_COPROC_NUM_SHIFT;
1670     rn = (in & ARM_COPROC_RN_MASK) >> ARM_COPROC_RN_SHIFT;
1671     rd = (in & ARM_COPROC_RD_MASK) >> ARM_COPROC_RD_SHIFT;
1672     rm = in & ARM_COPROC_RM_MASK;
1673     op1 = (in & ARM_COPROC_CDP_OP1_MASK) >> ARM_COPROC_CDP_OP1_SHIFT;
1674     op2 = (in & ARM_COPROC_CDP_OP2_MASK) >> ARM_COPROC_CDP_OP2_SHIFT;
1675
1676     /*
1677     * This instruction is valid with the undefined condition code. When it
1678     * does that, the instruction is instead CDP2 as opposed to CDP.
1679     */
1680     if (cc == ARM_COND_NACC)
1681         ccn = "2";
1682     else
1683         ccn = arm_cond_names[cc];
1684
1685     if (snprintf(buf, buflen, "CDP% %s, %%d, C%, C%, C%, %%d", ccn,
1686     arm_coproc_names[coproc], op1, arm_reg_names[rd],
1687     arm_reg_names[rn], arm_reg_names[rm], op2) >= buflen)
1688         return (-1);
1689
1690     return (0);
1691 }
1692
1693 /*
1694 * Here we handle coprocesser single register transfers.
1695 *
1696 * MCR:
1697 * 31 - 28|27 - 24|23-21|20|19-16|15-12|11 - 8|7 - 5|4|3-0
1698 * [ cond | 1 1 1 0 | op_1 | 0 | CRn | Rd | cp # | op_2 | 1 | CRm ]
1699 *
1700 * MRC:
1701 * 31 - 28|27 - 24|23-21|20|19-16|15-12|11 - 8|7 - 5|4|3-0
1702 * [ cond | 1 1 1 0 | op_1 | 1 | CRn | Rd | cp # | op_2 | 1 | CRm ]
1703 */
1704 static int
1705 arm_dis_coproc_rt(uint32_t in, char *buf, size_t buflen)
1706 {

```

```

1707     arm_cond_code_t cc;
1708     arm_reg_t rn, rd, rm;
1709     uint8_t op1, op2, coproc;
1710     const char *ccn;
1711     size_t len;
1712
1713     cc = (in & ARM_CC_MASK) >> ARM_CC_SHIFT;
1714     coproc = (in & ARM_COPROC_NUM_MASK) >> ARM_COPROC_NUM_SHIFT;
1715     rn = (in & ARM_COPROC_RN_MASK) >> ARM_COPROC_RN_SHIFT;
1716     rd = (in & ARM_COPROC_RD_MASK) >> ARM_COPROC_RD_SHIFT;
1717     rm = in & ARM_COPROC_RM_MASK;
1718     op1 = (in & ARM_COPROC_CRT_OP1_MASK) >> ARM_COPROC_CRT_OP1_SHIFT;
1719     op2 = (in & ARM_COPROC_CRT_OP2_MASK) >> ARM_COPROC_CRT_OP2_SHIFT;
1720
1721     if (cc == ARM_COND_NACC)
1722         ccn = "2";
1723     else
1724         ccn = arm_cond_names[cc];
1725
1726     len = sprintf(buf, buflen, "%s%s %s, #%d, %s, C%s, C%s",
1727         (in & ARM_COPROC_CRT_DIR_MASK) != 0 ? "MRC" : "MCR", ccn,
1728         arm_coproc_names[coproc], op1, arm_reg_names[rd],
1729         arm_reg_names[rn], arm_reg_names[rm]);
1730     if (len >= buflen)
1731         return (-1);
1732
1733     if (op2 != 0)
1734         if (sprintf(buf + len, buflen - len, ", #%d", op2) >=
1735             buflen - len)
1736             return (-1);
1737
1738 }
1739
1740 */
1741 /* Here we handle the set of unconditional instructions.
1742 */
1743 static int
1744 arm_dis_uncond_insn(uint32_t in, char *buf, size_t buflen)
1745 {
1746     int imm, sc;
1747     arm_reg_t rn, rm;
1748     size_t len;
1749
1750     /*
1751      * The CPS instruction is a bit complicated. It has the following big
1752      * pattern which maps to a few different ways to use it:
1753      *
1754      * 31-28|27-25|24|23-20|19-18|17|16|15-9|8|7|6|5|4-0
1755      *      1 | 0 | 1 | 0 | imod|mmod | 0|SBZ|A|I|F|0|mode
1756
1757      * CPS<effect> <iflags> {, #<mode> }
1758      * CPS #<mode>
1759
1760      * effect: determines what to do with the A, I, F interrupt bits in the
1761      * CPSR. effect is encoded in the imod field. It is either enable
1762      * interrupts 0b10 or disable interrupts 0b11. Recall that interrupts
1763      * are active low in the CPSR. If effect is not specified then this is
1764      * strictly a mode change which is required.
1765
1766      * A, I, F: If effect is specified then the bits which are high are
1767      * modified by the instruction.
1768
1769      * mode: Specifies a mode to change to. mmod will be 1 if mode is set.
1770
1771 */

```

```

1773     if ((in & ARM_UNI_CPS_MASK) == ARM_UNI_CPS_TARG) {
1774         imm = (in & ARM_UNI_CPS_IMOD_MASK) > ARM_UNI_CPS_IMOD_SHIFT;
1775
1776         /* Ob01 is not a valid value for the imod */
1777         if (imm == 1)
1778             return (-1);
1779
1780         if (imm != 0)
1781             len = sprintf(buf, buflen, "CPS%$ %s%$%s%$",
1782                 imm == 2 ? "IE" : "ID",
1783                 (in & ARM_UNI_CPS_A_MASK) ? "a" : "",
1784                 (in & ARM_UNI_CPS_I_MASK) ? "i" : "",
1785                 (in & ARM_UNI_CPS_F_MASK) ? "f" : "",
1786                 (in & ARM_UNI_CPS_MMOD_MASK) ? " , " : "");
1787
1788         else
1789             len = sprintf(buf, buflen, "CPS ");
1790         if (len >= buflen)
1791             return (-1);
1792
1793         if (in & ARM_UNI_CPS_MMOD_MASK)
1794             if (snprintf(buf + len, buflen - len, "#%d",
1795                 in & ARM_UNI_CPS_MODE_MASK) >= buflen - len)
1796                 return (-1);
1797
1798     }
1799
1800     if ((in & ARM_UNI_SE_MASK) == ARM_UNI_SE_TARG) {
1801         if (snprintf(buf, buflen, "SETEND %s",
1802             (in & ARM_UNI_SE_BE_MASK) ? "BE" : "LE") >= buflen)
1803             return (0);
1804
1805     }
1806
1807     /*
1808      * The cache preload is like a load, but it has a much simpler set of
1809      * constraints. The only valid bits that you can transform are the I and
1810      * the U bits. We have to use pre-indexed addressing. This means that we
1811      * only have the U bit and the I bit. See arm_dis_ldstr for a full
1812      * explanation of what's happening here.
1813
1814     */
1815     if ((in & ARM_UNI_PLD_MASK) == ARM_UNI_PLD_TARG) {
1816         rn = (in & ARM_LS_RN_MASK) >> ARM_LS_RN_SHIFT;
1817         if ((in & ARM_LS_IBIT_MASK) == 0) {
1818             if (snprintf(buf, buflen, "PLD [%s, #%s%d",
1819                 arm_reg_names[rn],
1820                 (in & ARM_LS_UBIT_MASK) != 0 ? "" : "-",
1821                 in & ARM_LS_IMM_MASK) >= buflen)
1822                 return (-1);
1823             return (0);
1824
1825         }
1826
1827         rm = in & ARM_LS_REG_RM_MASK;
1828         len = sprintf(buf, buflen, "PLD [%s, %s%$", arm_reg_names[rn],
1829             (in & ARM_LS_UBIT_MASK) != 0 ? "" : "-",
1830             arm_reg_names[rm]);
1831         if (len >= buflen)
1832             return (-1);
1833
1834         if ((in & ARM_LS_REG_NRM_MASK) != 0) {
1835             imm = (in & ARM_LS_SCR_SIMM_MASK) >>
1836                 ARM_LS_SCR_SIMM_SHIFT;
1837             sc = (in & ARM_LS_SCR_SCODE_MASK) >>
1838                 ARM_LS_SCR_SCODE_SHIFT;
1839
1840             if (imm == 0 && sc == DPI_S_ROR)
1841                 sc = DPI_S_RRX;
1842
1843         }
1844
1845     }

```

```

1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
len += sprintf(buf + len, buflen - len, "%s",
               arm_dpi_shifts[sc]);
if (len >= buflen)
    return (-1);
if (sc != DPI_S_RXR) {
    len += sprintf(buf + len, buflen - len,
                  "#%d", imm);
    if (len >= buflen)
        return (-1);
}
if (snprintf(buf + len, buflen - len, "]") >= buflen - len)
    return (-1);
return (0);
}

/*
 * This is a special case of STM, but it works across chip modes.
 */
if ((in & ARM_UNI_SRS_MASK) == ARM_UNI_SRS_TARG) {
    imm = (in & ARM_LSM_ADDR_MASK) >> ARM_LSM_ADDR_SHIFT;
    if (snprintf(buf, buflen, "SRS%#d%s",
                 arm_lsm_mode_names[imm],
                 in & ARM_UNI_SRS_MODE_MASK,
                 (in & ARM_UNI_SRS_WBIT_MASK) != 0 ? "!" : ""))
        return (-1);
    return (0);
}

/*
 * RFE is a return from exception instruction that is similar to the LDM
 * and STM, but a bit different.
 */
if ((in & ARM_UNI_RFE_MASK) == ARM_UNI_RFE_TARG) {
    imm = (in & ARM_LSM_ADDR_MASK) >> ARM_LSM_ADDR_SHIFT;
    rn = (in & ARM_LS_RN_MASK) >> ARM_LS_RN_SHIFT;
    if (snprintf(buf, buflen, "RFE%#s%s",
                 arm_lsm_mode_names[imm],
                 arm_reg_names[rn],
                 (in & ARM_UNI_RFE_WBIT_MASK) != 0 ? "!" : ""))
        return (-1);
    return (0);
}

if ((in & ARM_UNI_BLX_MASK) == ARM_UNI_BLX_TARG) {
    if (snprintf(buf, buflen, "BLX %d",
                 in & ARM_UNI_BLX_IMM_MASK) >= buflen)
        return (-1);
    return (0);
}

if ((in & ARM_UNI_CODRT_MASK) == ARM_UNI_CODRT_TARG) {
    return (arm_dis_coproc_lsdrt(in, buf, buflen));
}

if ((in & ARM_UNI_CORT_MASK) == ARM_UNI_CORT_TARG) {
    return (arm_dis_coproc_rt(in, buf, buflen));
}

if ((in & ARM_UNI_CODEP_MASK) == ARM_UNI_CORT_TARG) {
    return (arm_dis_coproc_dp(in, buf, buflen));
}

/*
 * An undefined or illegal instruction
 */

```

```

1905         return (-1);
1906     }

1908 /*
1909  * Disassemble B and BL instructions. The instruction is given a 24-bit two's
1910  * complement value as an offset address. This value gets sign extended to 30
1911  * bits and then shifted over two bits. This is then added to the PC + 8. So,
1912  * instead of displaying an absolute address, we're going to display the delta
1913  * that the instruction has instead.
1914 */
1915 static int
1916 arm_dis_branch(dis_handle_t *dhp, uint32_t in, char *buf, size_t buflen)
1917 {
    uint32_t addr;
    arm_cond_code_t cc;
    size_t len;

    cc = (in & ARM_CC_MASK) >> ARM_CC_SHIFT;
    addr = in & ARM_BRANCH_IMM_MASK;
    if (in & ARM_BRANCH_SIGN_MASK)
        addr |= ARM_BRANCH_NEG_SIGN;
    else
        addr &= ARM_BRANCH_POS_SIGN;
    addr <= 2;
    if ((len = sprintf(buf, buflen, "B%s%#d",
                      (in & ARM_BRANCH_LBIT_MASK) != 0 ? "L" : "",
                      arm_cond_names[cc], (int)addr)) >= buflen)
        return (-1);

    /* Per the ARM manuals, we have to account for the extra 8 bytes here */
    if (dhp->dh_lookup(dhp->dh_data, dhp->dh_addr + (int)addr + 8, NULL, 0,
                        NULL, NULL) == 0) {
        len += sprintf(buf + len, buflen - len, "\t<");
        if (len >= buflen)
            return (-1);
        dhp->dh_lookup(dhp->dh_data, dhp->dh_addr + (int)addr + 8,
                        buflen - len, NULL, NULL);
        strlcat(buf, ">", buflen);
    }
    return (0);
}

/*
 * There are six instructions that are covered here: ADD16, ADDSUBX, SUBADDX,
 * SUB16, ADD8, and SUB8. They can have the following variations: S, Q, SH, U,
 * UQ, and UH. It has two different sets of bits to determine the opcode: 22-20
 * and then 7-5.
 */
/*
 * These instructions have the general form of:
 *
 * 31 - 28|27-25|24|23|22-20|19-16|15-12|11 - 8|7-5|4|3-0
 * [ cond | 0 1 1 | 0 | 0 | opP | Rn | Rd | SBO | opI | 1 | Rm ]
 *
 * Here we use opP to refer to the prefix of the instruction, eg. S, Q, etc.
 * Where as opI refers to which instruction it is, eg. ADD16, ADD8, etc. We use
 * string tables for both of these in arm_padd_p_names and arm_padd_i_names. If
 * there is an empty entry that means that the instruction in question doesn't
 * exist.
 */
static int
arm_dis_padd(uint32_t in, char *buf, size_t buflen)
{
    arm_reg_t rn, rd, rm;
    arm_cond_code_t cc;
    uint8_t opp, opi;

```

```

1971     const char *pstr, *istr;
1973     opp = (in & ARM_MEDIA_OP1_MASK) >> ARM_MEDIA_OP1_SHIFT;
1974     opi = (in & ARM_MEDIA_OP2_MASK) >> ARM_MEDIA_OP2_SHIFT;
1976
1977     pstr = arm_padd_p_names[opp];
1978     istr = arm_padd_i_names[opi];
1979
1980     if (pstr == NULL || istr == NULL)
1981         return (-1);
1982
1983     cc = (in & ARM_CC_MASK) >> ARM_CC_SHIFT;
1984     rn = (in & ARM_MEDIA_RN_MASK) >> ARM_MEDIA_RN_SHIFT;
1985     rd = (in & ARM_MEDIA_RD_MASK) >> ARM_MEDIA_RD_SHIFT;
1986     rm = in & ARM_MEDIA_RM_MASK;
1987
1988     if (snprintf(buf, buflen, "%s%s %s, %s, %s",
1989                 arm_cond_names[cc], arm_reg_names[rd], arm_reg_names[rn],
1990                 arm_reg_names[rm]) >= buflen)
1991         return (-1);
1992     return (0);
1993 }
1994 */
1995 * Disassemble the extend instructions from ARMv6. There are six instructions:
1996 *
1997 * XTAB16, XTAB, XTAH, XTB16, XTB, XTFH. These can exist with one of the
1998 * following prefixes: S, U. The opcode exists in bits 22-20. We have the
1999 * following rules from there:
2000 *
2001 * If bit 22 is one then we are using the U prefix, otherwise the S prefix. Then
2002 * we have the following opcode maps in the lower two bits:
2003 * XTAB16    00 iff Rn != 0xf
2004 * XTAB     10 iff Rn != 0xf
2005 * XTAH     11 iff Rn != 0xf
2006 * XTB16    00 iff Rn = 0xf
2007 * XTB     10 iff Rn = 0xf
2008 * XTH     11 iff Rn = 0xf
2009 */
2010 static int
2011 arm_dis_extend(uint32_t in, char *buf, size_t buflen)
2012 {
2013     uint8_t op, rot;
2014     int sbit;
2015     arm_cond_code_t cc;
2016     arm_reg_t rn, rm, rd;
2017     const char *opn;
2018     size_t len;
2019
2020     rn = (in & ARM_MEDIA_RN_MASK) >> ARM_MEDIA_RN_SHIFT;
2021     rd = (in & ARM_MEDIA_RD_MASK) >> ARM_MEDIA_RD_SHIFT;
2022     rm = in & ARM_MEDIA_RM_MASK;
2023     op = (in & ARM_MEDIA_SZE_OP_MASK) >> ARM_MEDIA_SZE_OP_SHIFT;
2024     rot = (in & ARM_MEDIA_SZE_ROT_MASK) >> ARM_MEDIA_SZE_ROT_SHIFT;
2025     sbit = in & ARM_MEDIA_SZE_S_MASK;
2026     cc = (in & ARM_CC_MASK) >> ARM_CC_SHIFT;
2027
2028     switch (op) {
2029     case 0x0:
2030         opn = rn == ARM_REG_R15 ? "XTAB16" : "XTB16";
2031         break;
2032     case 0x2:
2033         opn = rn == ARM_REG_R15 ? "XTAB" : "XTB";
2034         break;
2035     case 0x3:
2036

```

```

2037             opn = rn == ARM_REG_R15 ? "XTAH" : "XTH";
2038             break;
2039     default:
2040         return (-1);
2041         break;
2042     }
2043
2044     if (rn == ARM_REG_R15) {
2045         len = snprintf(buf, buflen, "%s%s %s, %s",
2046                     sbit != 0 ? "U" : "S",
2047                     opn, arm_cond_names[cc], arm_reg_names[rd],
2048                     arm_reg_names[rn]);
2049     } else {
2050         len = snprintf(buf, buflen, "%s%s %s, %s, %s",
2051                     sbit != 0 ? "U" : "S",
2052                     opn, arm_cond_names[cc], arm_reg_names[rd],
2053                     arm_reg_names[rn], arm_reg_names[rm]);
2054     }
2055
2056     if (len >= buflen)
2057         return (-1);
2058
2059     if (snprintf(buf + len, buflen - len, "%s",
2060                 arm_extend_rot_names[rot]) >= buflen - len)
2061         return (-1);
2062     return (0);
2063 }
2064 */
2065 * The media instructions and extensions can be divided into different groups of
2066 * instructions. We first use bits 23 and 24 to figure out where to send it. We
2067 * call this group of bits the l1 mask.
2068 */
2069 static int
2070 arm_dis_media(uint32_t in, char *buf, size_t buflen)
2071 {
2072     uint8_t l1, opl, op2;
2073     arm_cond_code_t cc;
2074     arm_reg_t rd, rn, rs, rm;
2075     int xbit;
2076     size_t len;
2077
2078     cc = (in & ARM_CC_MASK) >> ARM_CC_SHIFT;
2079     l1 = (in & ARM_MEDIA_L1_MASK) >> ARM_MEDIA_L1_SHIFT;
2080     switch (l1) {
2081     case 0x0:
2082         return (arm_dis_padd(in, buf, buflen));
2083         break;
2084     case 0x1:
2085         if ((in & ARM_MEDIA_HPACK_MASK) == ARM_MEDIA_HPACK_TARG) {
2086             rn = (in & ARM_MEDIA_RN_MASK) >> ARM_MEDIA_RN_SHIFT;
2087             rd = (in & ARM_MEDIA_RD_MASK) >> ARM_MEDIA_RD_SHIFT;
2088             rm = in & ARM_MEDIA_RM_MASK;
2089             opl = (in & ARM_MEDIA_HPACK_SHIFT_MASK) >>
2090                   ARM_MEDIA_HPACK_SHIFT_IMM;
2091             len = snprintf(buf, buflen, "%s%s %s, %s, %s",
2092                           (in & ARM_MEDIA_HPACK_OP_MASK) != 0 ?
2093                           "PKHTB" : "PKHBT",
2094                           arm_cond_names[cc],
2095                           arm_reg_names[rd], arm_reg_names[rn],
2096                           arm_reg_names[rd]);
2097             if (len >= buflen)
2098                 return (-1);
2099
2100         if (opl != 0) {
2101             if (in & ARM_MEDIA_HPACK_OP_MASK)
2102                 len += snprintf(buf + len, buflen - len,

```

```

2103           ", ASR %d", op1);
2104     else
2105       len += sprintf(buf + len, buflen - len,
2106                     ", LSL %d", op1);
2107   }
2108   return (len >= buflen ? -1 : 0);
2109 }

2111 if ((in & ARM_MEDIA_WSAT_MASK) == ARM_MEDIA_WSAT_TARG) {
2112   rd = (in & ARM_MEDIA_RD_MASK) >> ARM_MEDIA_RD_SHIFT;
2113   rm = in & ARM_MEDIA_RM_MASK;
2114   op1 = (in & ARM_MEDIA_SAT_IMM_MASK) >>
2115         ARM_MEDIA_SAT_IMM_SHIFT;
2116   op2 = (in & ARM_MEDIA_SAT_SHI_MASK) >>
2117         ARM_MEDIA_SAT_SHI_SHIFT;
2118   len = sprintf(buf, buflen, "%s%s %s, #%d, %s",
2119                 (in & ARM_MEDIA_SAT_U_MASK) != 0 ? "USAT" : "SSAT",
2120                 arm_cond_names[cc], arm_reg_names[rd], op1,
2121                 arm_reg_names[rm]);
2122
2123   if (len >= buflen)
2124     return (-1);
2125
2126 /* The shift is optional in the assembler and encoded as
2127 * LSL 0. However if we get ASR 0, that means ASR #32.
2128 * An ARM_MEDIA_SAT_STYPE_MASK of 0 is LSL, 1 is ASR.
2129 */
2130 if (op2 != 0 || (in & ARM_MEDIA_SAT_STYPE_MASK) == 1) {
2131   if (op2 == 0)
2132     op2 = 32;
2133   if (snprintf(buf + len, buflen - len,
2134               ", %s #%d",
2135               (in & ARM_MEDIA_SAT_STYPE_MASK) != 0 ?
2136                 "ASR" : "LSL", op2) >= buflen - len)
2137     return (-1);
2138 }
2139
2140 return (0);
2141 }

2143 if ((in & ARM_MEDIA_PHSAT_MASK) == ARM_MEDIA_PHSAT_TARG) {
2144   rd = (in & ARM_MEDIA_RD_MASK) >> ARM_MEDIA_RD_SHIFT;
2145   rm = in & ARM_MEDIA_RM_MASK;
2146   op1 = (in & ARM_MEDIA_RN_MASK) >> ARM_MEDIA_RN_SHIFT;
2147   if (snprintf(buf, buflen, "%s%s %s, #%d, %s",
2148                 (in & ARM_MEDIA_SAT_U_MASK) != 0 ?
2149                   "USAT16" : "SSAT16",
2150                 arm_cond_names[cc], arm_reg_names[rd], op1,
2151                 arm_reg_names[rm]) >= buflen)
2152     return (-1);
2153 }
2154
2156 if ((in & ARM_MEDIA_REV_MASK) == ARM_MEDIA_REV_TARG) {
2157   rd = (in & ARM_MEDIA_RD_MASK) >> ARM_MEDIA_RD_SHIFT;
2158   rm = in & ARM_MEDIA_RM_MASK;
2159   if (snprintf(buf, buflen, "REV%s %s, %s",
2160                 arm_cond_names[cc], arm_reg_names[rd],
2161                 arm_reg_names[rd]) >= buflen)
2162     return (-1);
2163 }
2164
2166 if ((in & ARM_MEDIA_BRPH_MASK) == ARM_MEDIA_BRPH_TARG) {
2167   rd = (in & ARM_MEDIA_RD_MASK) >> ARM_MEDIA_RD_SHIFT;
2168   rm = in & ARM_MEDIA_RM_MASK;

```

```

2169   if (snprintf(buf, buflen, "REV16%s %s, %s",
2170                 arm_cond_names[cc], arm_reg_names[rd],
2171                 arm_reg_names[rd]) >= buflen)
2172     return (-1);
2173   return (0);
2174 }

2176 if ((in & ARM_MEDIA_BRSH_MASK) == ARM_MEDIA_BRSH_TARG) {
2177   rd = (in & ARM_MEDIA_RD_MASK) >> ARM_MEDIA_RD_SHIFT;
2178   rm = in & ARM_MEDIA_RM_MASK;
2179   if (snprintf(buf, buflen, "REVSH%s %s, %s",
2180                 arm_cond_names[cc], arm_reg_names[rd],
2181                 arm_reg_names[rd]) >= buflen)
2182     return (-1);
2183   return (0);
2184 }

2186 if ((in & ARM_MEDIA_SEL_MASK) == ARM_MEDIA_SEL_TARG) {
2187   rn = (in & ARM_MEDIA_RN_MASK) >> ARM_MEDIA_RN_SHIFT;
2188   rd = (in & ARM_MEDIA_RD_MASK) >> ARM_MEDIA_RD_SHIFT;
2189   rm = in & ARM_MEDIA_RM_MASK;
2190   if (snprintf(buf, buflen, "SEL%s %s, %s, %s",
2191                 arm_cond_names[cc], arm_reg_names[rd],
2192                 arm_reg_names[rn], arm_reg_names[rm]) >= buflen)
2193     return (-1);
2194   return (0);
2195 }

2197 if ((in & ARM_MEDIA_SZE_MASK) == ARM_MEDIA_SZE_TARG)
2198   return (arm_dis_extend(in, buf, buflen));
2199 /* Unknown instruction */
2200 return (-1);
2201 break;
2202 case 0x2:
2203 /* This consists of the following multiply instructions:
2204 * SMLAD, SMLSD, SMLALD, SMUAD, and SMUSD.
2205 */
2206 /* SMLAD and SMUAD encoding are the same, switch on Rn == R15
2207 * 22-20 are 000 7-6 are 00
2208 * SMLSD and SMUSD encoding are the same, switch on Rn == R15
2209 * 22-20 are 000 7-6 are 01
2210 * SMLALD: 22-20 are 100 7-6 are 00
2211 */
2212 /* rn = (in & ARM_MEDIA_RN_MASK) >> ARM_MEDIA_RN_SHIFT;
2213   rd = (in & ARM_MEDIA_RD_MASK) >> ARM_MEDIA_RD_SHIFT;
2214   rs = (in & ARM_MEDIA_RS_MASK) >> ARM_MEDIA_RS_SHIFT;
2215   rm = in & ARM_MEDIA_RM_MASK;
2216   op1 = (in & ARM_MEDIA_OP1_MASK) >> ARM_MEDIA_OP1_SHIFT;
2217   op2 = (in & ARM_MEDIA_OP2_MASK) >> ARM_MEDIA_OP2_SHIFT;
2218   xbit = in & ARM_MEDIA_MULT_X_MASK;
2219
2221 if (op1 == 0x0) {
2222   if (op2 != 0x0 && op2 != 0x1)
2223     return (-1);
2224   if (rn == ARM_REG_R15) {
2225     len = sprintf(buf, buflen, "%s%s%s %s, %s, %s",
2226                   op2 != 0 ? "SMUAD" : "SMUAD",
2227                   xbit != 0 ? "X" : "X",
2228                   arm_cond_names[cc], arm_reg_names[rd],
2229                   arm_reg_names[rm], arm_reg_names[rs]);
2230   } else {
2231     len = sprintf(buf, buflen,
2232                   "%s%s%s %s, %s, %s, %s",
2233                   op2 != 0 ? "SMLSD" : "SMLAD",
2234                   xbit != 0 ? "X" : "");
2235   }
2236 }
2237
2238 if (len >= buflen)
2239   return (-1);
2240
2241 return (0);
2242 }

```

```

2235                     arm_cond_names[cc], arm_reg_names[rd],
2236                     arm_reg_names[rm], arm_reg_names[rs],
2237                     arm_reg_names[rn]);
2238
2239             }
2240         } else if (op1 == 0x8) {
2241             if (op2 != 0x0)
2242                 return (-1);
2243             len = snprintf(buf, buflen, "SMLALD%s%s %s, %s, %s, %s",
2244                         xbit != 0 ? "X" : "",
2245                         arm_cond_names[cc], arm_reg_names[rn],
2246                         arm_reg_names[rd], arm_reg_names[rm],
2247                         arm_reg_names[rs]);
2248         } else
2249             return (-1);
2250
2251         return (len >= buflen ? -1 : 0);
2252     break;
2253 case 0x3:
2254 /*
2255 * Here we handle USAD8 and USADA8. The main difference is the
2256 * presence of RN. USAD8 is defined as having a value of rn that
2257 * is not r15. If it is r15, then instead it is USADA8.
2258 */
2259 if ((in & ARM_MEDIA_OP1_MASK) != 0)
2260     return (-1);
2261 if ((in & ARM_MEDIA_OP2_MASK) != 0)
2262     return (-1);
2263
2264 cc = (in & ARM_CC_MASK) >> ARM_CC_SHIFT;
2265 rn = (in & ARM_MEDIA_RN_MASK) >> ARM_MEDIA_RN_SHIFT;
2266 rd = (in & ARM_MEDIA_RD_MASK) >> ARM_MEDIA_RD_SHIFT;
2267 rs = (in & ARM_MEDIA_RS_MASK) >> ARM_MEDIA_RS_SHIFT;
2268 rm = in & ARM_MEDIA_RM_MASK;
2269
2270 if (rn != ARM_REG_R15)
2271     len = snprintf(buf, buflen, "USADA8%s %s, %s, %s, %s",
2272                     arm_cond_names[cc], arm_reg_names[rd],
2273                     arm_reg_names[rm], arm_reg_names[rs],
2274                     arm_reg_names[rn]);
2275 else
2276     len = snprintf(buf, buflen, "USAD8%s %s, %s, %s",
2277                     arm_cond_names[cc], arm_reg_names[rd],
2278                     arm_reg_names[rm], arm_reg_names[rs]);
2279
2280 return (len >= buflen ? -1 : 0);
2281 break;
2282 default:
2283     return (-1);
2284 }
2285 */
2286 /* Each instruction in the ARM instruction set is a uint32_t and in our case is
2287 * LE. The upper four bits determine the condition code. If the conditoin code
2288 * is undefined then we know to immediately jump there. Otherwise we go use the
2289 * next three bits to determine where we should go next and how to further
2290 * process the instruction in question. The ARM instruction manual doesn't
2291 * define this field so we're going to call it the L1_DEC or level 1 decoding
2292 * from which it will have to be further subdivided into the specific
2293 * instruction groupings that we care about.
2294 */
2295 static int
2296 arm_dis(dis_handle_t *dhp, uint32_t in, char *buf, size_t buflen)
2297 {
2298     uint8_t l1;
2299     arm_cond_code_t cc;

```

```

2302     cc = (in & ARM_CC_MASK) >> ARM_CC_SHIFT;
2303
2304     if (cc == ARM_COND_NACC)
2305         return (arm_dis_uncond_insn(in, buf, buflen));
2306
2307     l1 = (in & ARM_L1_DEC_MASK) >> ARM_L1_DEC_SHIFT;
2308
2309     switch (l1) {
2310     case 0x0:
2311         /*
2312          * The 10 group is a bit complicated. We have several different
2313          * groups of instructions to consider. The first question is
2314          * whether bit 4 is zero or not. If it is, then we have a data
2315          * processing immediate shift unless the opcode and + S bits
2316          * (24-20) is of the form 0b10xx0.
2317
2318          * When bit 4 is 1, we have to then also look at bit 7. If bit
2319          * 7 is one then we know that this is the class of multiplies
2320          * extra load/stores. If bit 7 is zero then we have the same
2321          * opcode games as we did above.
2322
2323     if (in & ARM_L1_0_B4_MASK) {
2324         if (in & ARM_L1_0_B7_MASK) {
2325             /*
2326              * Both the multiplication extensions and the
2327              * load and store extensions live in this
2328              * region. The load and store extensions can be
2329              * identified by having at least one of bits 5
2330              * and 6 set. The exceptions to this are the
2331              * SWP and SWPB instructions and the exclusive
2332              * load and store instructions which, unlike the
2333              * multiplication instructions. These have
2334              * specific values for the bits in the range of
2335              * 20-24.
2336
2337             if ((in & ARM_L1_0_ELS_MASK) != 0)
2338                 /* Extra loads/stores */
2339                 return (arm_dis_els(in, buf, buflen));
2340             if ((in & ARM_ELS_SWAP_MASK) == ARM_ELS_IS_SWAP)
2341                 return (arm_dis_swap(in, buf, buflen));
2342             if ((in & ARM_ELS_EXCL_MASK) ==
2343                 ARM_ELS_EXCL_MASK)
2344                 return (arm_dis_lsexcl(in, buf,
2345                                         buflen));
2346             /* Multiplication instruction extension A3-3. */
2347             return (arm_dis_extmul(in, buf, buflen));
2348
2349         if ((in & ARM_L1_0_OPMASK) == ARM_L1_0_SPECOP &&
2350             !(in & ARM_L1_0_SMASK)) {
2351             /*
2352              * Misc. Instructions A3-4 */
2353             return (arm_dis_cdsp_ext(in, buf, buflen));
2354         } else {
2355             /*
2356              * data processing register shift */
2357             return (arm_dis_dpi(in, cc, buf, buflen));
2358         }
2359     } else {
2360         if ((in & ARM_L1_0_OPMASK) == ARM_L1_0_SPECOP &&
2361             !(in & ARM_L1_0_SMASK))
2362             /* Misc. Instructions A3-4 */
2363             return (arm_dis_cdsp_ext(in, buf, buflen));
2364         else {
2365             /*
2366              * Data processing immediate shift */
2367             return (arm_dis_dpi(in, cc, buf, buflen));
2368         }
2369     }
2370 }

```

```

2367         break;
2368     case 0x1:
2369         /*
2370          * In 11 group 0b001 there are a few ways to tell things apart.
2371          * We are directed to first look at bits 20-24. Data processing
2372          * immediate has a 4 bit opcode 24-21 followed by an S bit. We
2373          * know it is not a data processing immediate if we have
2374          * something of the form 0b10xx0.
2375         */
2376     if ((in & ARM_L1_1_OPMASK) == ARM_L1_1_SPECOP &&
2377         !(in & ARM_L1_1_SMASK)) {
2378         if (in & ARM_L1_1_UNDEF_MASK) {
2379             /* Undefined instructions */
2380             return (-1);
2381         } else {
2382             /* Move immediate to status register */
2383             return (arm_dis_status_regs(in, buf, buflen));
2384         }
2385     } else {
2386         /* Data processing immedaite */
2387         return (arm_dis_dpi(in, cc, buf, buflen));
2388     }
2389     break;
2390 case 0x2:
2391     /* Load/store Immediate offset */
2392     return (arm_dis_ldstr(in, buf, buflen));
2393     break;
2394 case 0x3:
2395     /*
2396      * Like other sets we use the 4th bit to make an intial
2397      * determination. If it is zero then this is a load/store
2398      * register offset class instruction. Following that we have a
2399      * special mask of 0x01f000f0 to determine whether this is an
2400      * architecturally undefined instruction type or not.
2401      *
2402      * The architecturally undefined are parts of the current name
2403      * space that just aren't used, but could be used at some point
2404      * in the future. For now though, it's an invalid op code.
2405      */
2406     if (in & ARM_L1_3_B4_MASK) {
2407         if ((in & ARM_L1_3_ARCHUN_MASK) ==
2408             ARM_L1_3_ARCHUN_MASK) {
2409             /* Architecturally undefined */
2410             return (-1);
2411         } else {
2412             /* Media instructions */
2413             return (arm_dis_media(in, buf, buflen));
2414         }
2415     } else {
2416         /* Load/store register offset */
2417         return (arm_dis_ldstr(in, buf, buflen));
2418     }
2419     break;
2420 case 0x4:
2421     /* Load/store multiple */
2422     return (arm_dis_ldstr_multi(in, buf, buflen));
2423     break;
2424 case 0x5:
2425     /* Branch and Branch with link */
2426     return (arm_dis_branch(dhp, in, buf, buflen));
2427     break;
2428 case 0x6:
2429     /* coprocessor load/store & double register transfers */
2430     return (arm_dis_coproc_lsdrt(in, buf, buflen));
2431     break;
2432 case 0x7:

```

```

2433         /*
2434          * In 11 group 0b111 you can determine the three groups using
2435          * the following logic. If the next bit after the 11 group (bit
2436          * 24) is one than you know that it is a software interrupt.
2437          * Otherwise it is one of the coprocessor instructions.
2438          * Furthermore you can tell apart the data processing from the
2439          * register transfers based on bit 4. If it is zero then it is
2440          * a data processing instruction, otherwise it is a register
2441          * transfer.
2442         */
2443     if (in & ARM_L1_7_SWINTMASK) {
2444         /*
2445          * The software interrupt is pretty straightforward. The
2446          * lower 24 bits are the interrupt number. It's also
2447          * valid for it to run with a condition code.
2448         */
2449     if (snprintf(buf, buflen, "SWI%s %d",
2450                 arm_cond_names[cc],
2451                 in & ARM_SWI_IMM_MASK) >= buflen)
2452         return (-1);
2453     return (0);
2454 } else if (in & ARM_L1_7_COPROCMASK) {
2455     /* coprocessor register transfers */
2456     return (arm_dis_coproc_rt(in, buf, buflen));
2457 } else {
2458     /* coprocessor data processing */
2459     return (arm_dis_coproc_dp(in, buf, buflen));
2460 }
2461     break;
2462 }
2463     return (-1);
2464 }
2465 }

2466 static int
2467 dis_arm_supports_flags(int flags)
2468 {
2469     int archflags = flags & DIS_ARCH_MASK;
2470
2471     return (archflags == DIS_ARM);
2472 }
2473 }

2474 /*ARGSUSED*/
2475 static int
2476 dis_arm_handle_attach(dis_handle_t *dhp)
2477 {
2478     return (0);
2479 }
2480 }

2481 /*ARGSUSED*/
2482 static void
2483 dis_arm_handle_detach(dis_handle_t *dhp)
2484 {
2485 }
2486 }

2487 static int
2488 dis_arm_disassemble(dis_handle_t *dhp, uint64_t addr, char *buf, size_t buflen)
2489 {
2490     uint32_t in;
2491
2492     buf[0] = '\0';
2493     dhp->dh_addr = addr;
2494     if (dhp->dh_read(dhp->dh_data, addr, &in, sizeof (in)) !=
2495         sizeof (in))
2496         return (-1);
2497 }

```

```
2499     /* Translate in case we're on sparc? */
2500     in = LE_32(in);
2501
2502     return (arm_dis(dhp, in, buf, buflen));
2503 }
2504
2505 /*
2506  * This is simple in a non Thumb world. If and when we do enter a world where we
2507  * support thumb instructions, then this becomes far less than simple.
2508  */
2509 /*ARGSUSED*/
2510 static uint64_t
2511 dis_arm_previnstr(dis_handle_t *dhp, uint64_t pc, int n)
2512 {
2513     if (n <= 0)
2514         return (pc);
2515
2516     return (pc - n*4);
2517 }
2518
2519 /*
2520  * If and when we support thumb, then this value should probably become two.
2521  * However, it varies based on whether or not a given instruction is in thumb
2522  * mode.
2523 */
2524 /*ARGSUSED*/
2525 static int
2526 dis_arm_min_instrlen(dis_handle_t *dhp)
2527 {
2528     return (4);
2529 }
2530
2531 /*
2532  * Regardless of thumb, this value does not change.
2533 */
2534 /*ARGSUSED*/
2535 static int
2536 dis_arm_max_instrlen(dis_handle_t *dhp)
2537 {
2538     return (4);
2539 }
2540
2541 /* ARGSUSED */
2542 static int
2543 dis_arm_instrlen(dis_handle_t *dhp, uint64_t pc)
2544 {
2545     return (4);
2546 }
2547
2548 dis_arch_t dis_arch_arm = {
2549     dis_arm_supports_flags,
2550     dis_arm_handle_attach,
2551     dis_arm_handle_detach,
2552     dis_arm_disassemble,
2553     dis_arm_previnstr,
2554     dis_arm_min_instrlen,
2555     dis_arm_max_instrlen,
2556     dis_arm_instrlen
2557 };
```

new/usr/src/uts/armv6/ml/glocore.s

```
*****
3506 Wed Jan 14 19:07:05 2015
new/usr/src/uts/armv6/ml/glocore.s
_locore_start needs to set up an 8-byte aligned stack
Sadly, during removal of special early-boot stacks
(027eb01d0ff8f6be55208b58ecd7cb2b7b27714) the stack passed into mlsetup
lost its 8-byte aligned-ness.
*****
1 /*
2 * This file and its contents are supplied under the terms of the
3 * Common Development and Distribution License ("CDDL"), version 1.0.
4 * You may only use this file in accordance with the terms of version
5 * 1.0 of the CDDL.
6 *
7 * A full copy of the text of the CDDL should have accompanied this
8 * source. A copy of the CDDL is also available via the Internet at
9 * http://www.illumos.org/license/CDDL.
10 */

12 /*
13 * Copyright 2013 (c) Joyent, Inc. All rights reserved.
14 */

16 #include <sys/asm_linkage.h>
17 #include <sys/machparam.h>
18 #include <sys/cpu_asm.h>

20 #include "assym.h"

22 #if defined(__lint)

24 #endif

26 /*
27 * Each of the different machines has its own locore.s to take care of getting
28 * us into fakebop for the first time. After that, they all return here to a
29 * generic locore to take us into mlsetup and then to main forever more.
30 */

32 /*
33 * External globals
34 */
35 .globl _locore_start
36 .globl mlsetup
37 .globl sysp
38 .globl bootops
39 .globl bootopsp
40 .globl t0

42 .data
43 .comm t0stack, DEFAULTSTKSZ, 32
44 .comm t0, 4094, 32

46 #if defined(__lint)

48 /* ARGSUSED */
49 void
50 _locore_start(struct boot_syscalls *sysp, struct bootops *bop)
51 {}

53 #else /* __lint */
55 /*
56 * We got here from _kobj_init() via exitto(). We have a few different
57 * tasks that we need to take care of before we hop into mlsetup and
58 * then main. We're never going back so we shouldn't feel compelled to
```

1

new/usr/src/uts/armv6/ml/glocore.s

```
59         * preserve any registers.
60         *
61         * o Enable unaligned access
62         * o Enable our I/D-caches
63         * o Save the boot syscalls and bootops for later
64         * o Set up our stack to be the real stack of t0stack.
65         * o Save t0 as curthread
66         * o Set up a struct REGS for mlsetup
67         * o Make sure that we're 8 byte aligned for the call
68         */
69
70 ENTRY(_locore_start)

73 /*
74 * We've been running in t0stack anyway, up to this point, but
75 * _locore_start represents what is in effect a fresh start in the
76 * real kernel -- We'll never return back through here.
77 *
78 * So reclaim those few bytes
79 */
80 ldr    sp, =t0stack
81 ldr    r4, =(DEFAULTSTKSZ - REGSIZE)
82 add   sp, r4
83 bic   sp, sp, #0xff

85 /*
86 * Save flags and arguments for potential debugging
87 */
88 str   r0, [sp, #REGOFF_R0]
89 str   r1, [sp, #REGOFF_R1]
90 str   r2, [sp, #REGOFF_R2]
91 str   r3, [sp, #REGOFF_R3]
92 mrs   r4, CPSR
93 str   r4, [sp, #REGOFF_CPSR]

95 /*
96 * Save back the bootops and boot_syscalls.
97 */
98 ldr   r2, =sysp
99 str   r0, [r2]
100 ldr   r2, =bootops
101 str   r1, [r2]
102 ldr   r2, =bootopsp
103 ldr   r2, [r2]
104 str   r1, [r2]

106 /*
107 * Set up our curthread pointer
108 */
109 ldr   r0, =t0
110 mcr   p15, 0, r0, c13, c0, 4

112 /*
113 * Go ahead now and enable unaligned access, the L1 I/D caches.
114 *
115 * Bit 2 is for the D cache
116 * Bit 12 is for the I cache
117 * Bit 22 is for unaligned access
118 */
119 mrc   p15, 0, r0, c1, c0, 0
120 orr   r0, #0x02
121 orr   r0, #0x1000
122 orr   r0, #0x400000
123 mcr   p15, 0, r0, c1, c0, 0
```

2

```
125      /*
126      * mlsetup() takes the struct regs as an argument. main doesn't take
127      * any and should never return. Currently, we have an 8-byte aligned
128      * stack. We want to push a zero frame pointer to terminate any
129      * stack walking, but that would cause us to end up with only a
130      * 4-byte aligned stack. So, to keep things nice and correct, we
131      * push a zero value twice - it's similar to a typical function
132      * entry:
133      *   push { r9, lr }
134      */
135      mov    r9,#0
136      push   { r9 }          /* link register */
137      push   { r9 }          /* frame pointer */
138      push   { r9 }
139      mov    r0, sp
140      bl    mlsetup
141      bl    main
142      /* NOTREACHED */
143      ldr    r0,=__return_from_main
144      ldr    r0,[r0]
145      bl    panic
146      SET_SIZE(_llocore_start)


---

unchanged portion omitted
```

new/usr/src/uts/armv6/os/fakebop.c

```
*****
24341 Wed Jan 14 19:07:05 2015
new/usr/src/uts/armv6/os/fakebop.c
fakebop: make a note of multiple ATAG_MEM
fakebop: dump ATAG_ILLUMOS_{STATUS,MAPPING}
fakebop: make the atag dumping code a bit more readable
*****
unchanged_portion_omitted_
```

```
207 #define DUMP_ATAG_VAL(name, val)
208     do {
209         DBG_MSG("\t" name ":" );
210         bcons_puts("\t");
211         DBG_MSG(fakebop_hack_ultostr((val),
212             &buffer[BUFFERSIZE-1]));
213     } while (0)
214
215 /*! codereview */
216 static void
217 fakebop_dump_tags(void *tagstart)
218 {
219     atag_header_t *h = tagstart;
220     atag_core_t *acp;
221     atag_mem_t *amp;
222     atag_cmdline_t *alp;
223     atag_initrd_t *aip;
224     atag_illumos_status_t *aisp;
225     atag_illumos_mapping_t *aimp;
226 /*! codereview */
227     const char *tname;
228     int i;
229     char *c;
230
231     DBG_MSG("starting point:");
232     DBG_MSG(fakebop_hack_ultostr((uintptr_t)h, &buffer[BUFFERSIZE-1]));
233     DBG_MSG("first atag size:");
234     DBG_MSG(fakebop_hack_ultostr(h->ah_size, &buffer[BUFFERSIZE-1]));
235     DBG_MSG("first atag tag:");
236     DBG_MSG(fakebop_hack_ultostr(h->ah_tag, &buffer[BUFFERSIZE-1]));
237     while (h != NULL) {
238         switch (h->ah_tag) {
239             case ATAG_CORE:
240                 tname = "ATAG_CORE";
241                 break;
242             case ATAG_MEM:
243                 tname = "ATAG_MEM";
244                 break;
245             case ATAG_VIDEOTEXT:
246                 tname = "ATAG_VIDEOTEXT";
247                 break;
248             case ATAG_RAMDISK:
249                 tname = "ATAG_RAMDISK";
250                 break;
251             case ATAG_INITRD2:
252                 tname = "ATAG_INITRD2";
253                 break;
254             case ATAG_SERIAL:
255                 tname = "ATAG_SERIAL";
256                 break;
257             case ATAG_REVISION:
258                 tname = "ATAG_REVISION";
259                 break;
260             case ATAG_VIDEOFB:
261                 tname = "ATAG_VIDEOFB";
262                 break;
263             case ATAG_CMDLINE:
```

1

new/usr/src/uts/armv6/os/fakebop.c

```
264         tname = "ATAG_CMDLINE";
265         break;
266     case ATAG_ILLUMOS_STATUS:
267         tname = "ATAG_ILLUMOS_STATUS";
268         break;
269     case ATAG_ILLUMOS_MAPPING:
270         tname = "ATAG_ILLUMOS_MAPPING";
271         break;
272     #endif /* ! codereview */
273     default:
274         tname = fakebop_hack_ultostr(h->ah_tag,
275             &buffer[BUFFERSIZE-1]);
276         break;
277     }
278     DBG_MSG("tag:");
279     DBG_MSG(tname);
280     DBG_MSG("size:");
281     DBG_MSG(fakebop_hack_ultostr(h->ah_size,
282         &buffer[BUFFERSIZE-1]));
283     /* Extended information */
284     switch (h->ah_tag) {
285         case ATAG_CORE:
286             if (h->ah_size == 2) {
287                 DBG_MSG("ATAG_CORE has no extra information");
288             } else {
289                 acp = (atag_core_t *)h;
290                 DUMP_ATAG_VAL("flags", acp->ac_flags);
291                 DUMP_ATAG_VAL("pagesize", acp->ac_pagesize);
292                 DUMP_ATAG_VAL("rootdev", acp->ac_rootdev);
293                 DBG_MSG("\tflags:");
294                 bcons_puts("\t");
295                 DBG_MSG(fakebop_hack_ultostr(acp->ac_pagesize,
296                     &buffer[BUFFERSIZE-1]));
297                 DBG_MSG("\tpage:");
298                 bcons_puts("\t");
299                 DBG_MSG(fakebop_hack_ultostr(acp->ac_rootdev,
300                     &buffer[BUFFERSIZE-1]));
301             }
302             break;
303         case ATAG_MEM:
304             amp = (atag_mem_t *)h;
305             DUMP_ATAG_VAL("size", amp->am_size);
306             DUMP_ATAG_VAL("start", amp->am_start);
307             DBG_MSG("\tsize:");
308             bcons_puts("\t");
309             DBG_MSG(fakebop_hack_ultostr(amp->am_size,
310                 &buffer[BUFFERSIZE-1]));
311             DBG_MSG("\tstart:");
312             bcons_puts("\t");
313             DBG_MSG(fakebop_hack_ultostr(amp->am_start,
314                 &buffer[BUFFERSIZE-1]));
315             break;
316         case ATAG_INITRD2:
317             aip = (atag_initrd_t *)h;
318             DUMP_ATAG_VAL("size", aip->ai_size);
319             DUMP_ATAG_VAL("start", aip->ai_start);
320             DBG_MSG("\tsize:");
321             bcons_puts("\t");
322             DBG_MSG(fakebop_hack_ultostr(aip->ai_size,
323                 &buffer[BUFFERSIZE-1]));
324             DBG_MSG("\tstart:");
325             bcons_puts("\t");
```

2

```
240             DBG_MSG(fakebop_hack_ultostr(aip->ai_start,
241                                         &buffer[BUFFERSIZE-1]));
242             break;
243         case ATAG_CMDLINE:
244             alp = (atag_cmdline_t *)h;
245             DBG_MSG("\tcmdline:");
246             /*
247              * We have no intelligent thing to wrap our tty at 80
248              * chars so we just do this a bit more manually for now.
249              */
250             i = 0;
251             c = alp->al cmdline;
252             while (*c != '\0') {
253                 bcons_putchar(*c++);
254                 if (++i == 72) {
255                     bcons_puts("\n");
256                     i = 0;
257                 }
258             }
259             bcons_puts("\n");
260             break;
261         case ATAG_ILLUMOS_STATUS:
262             aisp = (atag_illumos_status_t *)h;
263             DUMP_ATAG_VAL("version", aisp->ais_version);
264             DUMP_ATAG_VAL("ptbase", aisp->ais_ptbase);
265             DUMP_ATAG_VAL("freemem", aisp->ais_freemem);
266             DUMP_ATAG_VAL("freeused", aisp->ais_freeused);
267             DUMP_ATAG_VAL("archive", aisp->ais_archive);
268             DUMP_ATAG_VAL("archivelen", aisp->ais_archivelen);
269             DUMP_ATAG_VAL("pt_arena", aisp->ais_pt_arena);
270             DUMP_ATAG_VAL("pt_arena_max", aisp->ais_pt_arena_max);
271             DUMP_ATAG_VAL("stext", aisp->ais_stext);
272             DUMP_ATAG_VAL("etext", aisp->ais_etext);
273             DUMP_ATAG_VAL("sdata", aisp->ais_sdata);
274             DUMP_ATAG_VAL("edata", aisp->ais_edata);
275             break;
276         case ATAG_ILLUMOS_MAPPING:
277             aimp = (atag_illumos_mapping_t *)h;
278             DUMP_ATAG_VAL("paddr", aimp->aim_paddr);
279             DUMP_ATAG_VAL("plen", aimp->aim_plen);
280             DUMP_ATAG_VAL("vaddr", aimp->aim_vaddr);
281             DUMP_ATAG_VAL("vlen", aimp->aim_vlen);
282             DUMP_ATAG_VAL("mapflags", aimp->aim_mapflags);
283             break;
284     #endif /* ! codereview */
285     default:
286         break;
287     }
288     h = atag_next(h);
289 }
290 }
291
292 static void
293 fakebop_getatags(void *tagstart)
294 {
295     atag_mem_t *amp;
296     atag_cmdline_t *alp;
297     atag_header_t *ahp = tagstart;
298     atag_illumos_status_t *aisp;
299     bootinfo_t *bp = &bootinfo;
300
301     bp->bi_flags = 0;
302     while (ahp != NULL) {
303         switch (ahp->ah_tag) {
304             case ATAG_MEM:
305                 /*
```

```
368                                     * XXX: we may actually get more than one ATAG_MEM
369                                     * if the system has discontiguous physical memory
370                                     */
371     #endif /* ! codereview */
372     alp = (atag_mem_t *)ahp;
373     bp->bi_memszie = alp->am_size;
374     bp->bi_memstart = alp->am_start;
375     break;
376     case ATAG_CMDLINE:
377         alp = (atag_cmdline_t *)ahp;
378         bp->bi cmdline = alp->al cmdline;
379         break;
380     case ATAG_ILLUMOS_STATUS:
381         aisp = (atag_illumos_status_t *)ahp;
382         bp->bi_ramdisk = aisp->ais_archive;
383         bp->bi_ramsize = aisp->ais_archivelen;
384         bp->bi_flags |= BI_HAS_RAMDISK;
385         break;
386     default:
387         break;
388     }
389     ahp = atag_next(ahp);
390 }
391 */
392 /* We've been asked to allocate at a specific VA. Allocate the next range of
393  * physical addresses and go from there.
394 */
395 static caddr_t
396 fakebop_alloc_hint(caddr_t virt, size_t size, int align)
397 {
398     uintptr_t start = P2ROUNDUP(bop_alloc_pnext, align);
399     if (fakebop_alloc_debug != 0)
400         bop_printf(NULL, "asked to allocate %d bytes at v/p %p/%p\n",
401                    size, virt, start);
402     if (start + size > bop_alloc_plast)
403         bop_panic("fakebop_alloc_hint: No more physical address -_\n");
404     armboot_mmuvmap(start, (uintptr_t)virt, size, PF_R | PF_W | PF_X);
405     bop_alloc_pnext = start + size;
406     return (virt);
407 }
408
409 static caddr_t
410 fakebop_alloc(struct bootops *bops, caddr_t virthint, size_t size, int align)
411 {
412     caddr_t start;
413     if (virthint != NULL)
414         return (fakebop_alloc_hint(virthint, size, align));
415     if (fakebop_alloc_debug != 0)
416         bop_printf(bops, "asked to allocate %d bytes\n", size);
417     if (bop_alloc_scratch_next == 0)
418         bop_panic("fakebop_alloc_init not called");
419     if (align == BO_ALIGN_DONTCARE || align == 0)
420         align = 4;
421     start = (caddr_t)P2ROUNDUP(bop_alloc_scratch_next, align);
422     if ((uintptr_t)start + size > bop_alloc_scratch_last)
423         bop_panic("fakebop_alloc: ran out of scratch space!\n");
424     if (fakebop_alloc_debug != 0)
425         bop_printf(bops, "returning address: %p\n", start);
426     bop_alloc_scratch_next = (uintptr_t)start + size;
```

```

434     return (start);
435 }

437 static void
438 fakebop_free(struct bootops *bops, caddr_t virt, size_t size)
439 {
440     bop_panic("Called into fakebop_free");
441 }

443 static int
444 fakebop_getproplen(struct bootops *bops, const char *pname)
445 {
446     bootprop_t *p;

448     if (fakebop_prop_debug)
449         bop_printf(NULL, "fakebop_getproplen: asked for %s\n", pname);
450     for (p = bprops; p != NULL; p = p->bp_next) {
451         if (strcmp(pname, p->bp_name) == 0)
452             return (p->bp_vlen);
453     }
454     if (fakebop_prop_debug != 0)
455         bop_printf(NULL, "prop %s not found\n", pname);
456     return (-1);
457 }

459 static int
460 fakebop_getprop(struct bootops *bops, const char *pname, void *value)
461 {
462     bootprop_t *p;

464     if (fakebop_prop_debug)
465         bop_printf(NULL, "fakebop_getprop: asked for %s\n", pname);
466     for (p = bprops; p != NULL; p = p->bp_next) {
467         if (strcmp(pname, p->bp_name) == 0)
468             break;
469     }
470     if (p == NULL) {
471         if (fakebop_prop_debug)
472             bop_printf(NULL, "fakebop_getprop: ENOPROP %s\n",
473                         pname);
474         return (-1);
475     }
476     if (fakebop_prop_debug)
477         bop_printf(NULL, "fakebop_getprop: copying %d bytes to 0x%x\n",
478                         p->bp_vlen, value);
479     bcopy(p->bp_value, value, p->bp_vlen);
480     return (0);
481 }

483 void
484 bop_printf(bootops_t *bop, const char *fmt, ...)
485 {
486     va_list ap;

488     va_start(ap, fmt);
489     (void) vsnprintf(buffer, BUFFERSIZE, fmt, ap);
490     va_end(ap);
491     bcons_puts(buffer);
492 }

494 static void
495 fakebop_setprop(char *name, int nlen, void *value, int vlen)
496 {
497     size_t size;
498     bootprop_t *bp;
499     caddr_t cur;

```

```

501     size = sizeof (bootprop_t) + nlen + 1 + vlen;
502     cur = fakebop_alloc(NULL, NULL, size, BO_ALIGN_DONTCARE);
503     bp = (bootprop_t *)cur;
504     if (bprops == NULL) {
505         bprops = bp;
506         bp->bp_next = NULL;
507     } else {
508         bp->bp_next = bprops;
509         bprops = bp;
510     }
511     cur += sizeof (bootprop_t);
512     bp->bp_name = cur;
513     bcopy(name, cur, nlen);
514     cur += nlen;
515     *cur = '\0';
516     cur++;
517     bp->bp_vlen = vlen;
518     bp->bp_value = cur;
519     if (vlen > 0)
520         bcopy(value, cur, vlen);

522     if (fakebop_prop_debug)
523         bop_printf(NULL, "setprop - name: %s, nlen: %d, vlen: %d\n",
524                     bp->bp_name, nlen, bp->bp_vlen);
525 }

527 static void
528 fakebop_setprop_string(char *name, char *value)
529 {
530     if (fakebop_prop_debug)
531         bop_printf(NULL, "setprop_string: %s->[%s]\n", name, value);
532     fakebop_setprop(name, strlen(name), value, strlen(value) + 1);
533 }

535 static void
536 fakebop_setprop_32(char *name, uint32_t value)
537 {
538     if (fakebop_prop_debug)
539         bop_printf(NULL, "setprop_32: %s->[%d]\n", name, value);
540     fakebop_setprop(name, strlen(name), (void *)&value, sizeof (value));
541 }

543 static void
544 fakebop_setprop_64(char *name, uint64_t value)
545 {
546     if (fakebop_prop_debug)
547         bop_printf(NULL, "setprop_64: %s->[%lld]\n", name, value);
548     fakebop_setprop(name, strlen(name), (void *)&value, sizeof (value));
549 }

551 /*
552  * Here we create a bunch of the initial boot properties. This includes what
553  * we've been passed in via the command line. It also includes a few values that
554  * we compute ourselves.
555  */
556 static void
557 fakebop_bootprops_init(void)
558 {
559     int i = 0, proplen = 0, cmdline_len = 0, quote, cont;
560     static int stdout_val = 0;
561     char *c, *prop, *cmdline, *pname;
562     bootinfo_t *bp = &bootinfo;
563
564     /*
565      * Set the ramdisk properties for kobj_boot_mountroot() can succeed.

```

```

566     */
567     if ((bp->bi_flags & BI_HAS_RAMDISK) != 0) {
568         fakebop_setprop_64("ramdisk_start",
569             (uint64_t)(uintptr_t)bp->bi_ramdisk);
570         fakebop_setprop_64("ramdisk_end",
571             (uint64_t)(uintptr_t)bp->bi_ramdisk + bp->bi_ramsize);
572     }
573
574     /*
575     * TODO Various arm devices may spit properties at the front just like
576     * i86xpv. We should do something about them at some point.
577     */
578
579     /*
580     * Our boot parameters always wil start with kernel /platform/..., but
581     * the bootloader may in fact stick other properties in front of us. To
582     * deal with that we go ahead and we include them. We'll find the kernel
583     * and our properties set via -B when we finally find something without
584     * an equals sign, mainly kernel.
585     */
586     c = bp->bi_cmdline;
587     prop = strstr(c, "kernel");
588     if (prop == NULL)
589         bop_panic("failed to find kernel string in boot params!");
590     /* Get us past the first kernel string */
591     prop += 6;
592     while (ISSPACE(prop[0]))
593         prop++;
594     proplen = 0;
595     while (prop[proplen] != '\0' && !ISSPACE(prop[proplen]))
596         proplen++;
597     c = prop + proplen + 1;
598     if (proplen > 0) {
599         prop[proplen] = '\0';
600         fakebop_setprop_string("boot-file", prop);
601         /*
602         * We strip the leading path from whoami so no matter what
603         * environment we enter into here from it is consistent and
604         * makes some amount of sense.
605         */
606         if (strstr(prop, "/platform") != NULL)
607             prop = strstr(prop, "/platform");
608         fakebop_setprop_string("whoami", prop);
609     } else {
610         bop_panic("no kernel string in boot params!");
611     }
612
613     /*
614     * At this point we have two different sets of properties. Anything that
615     * involves -B is a boot property, otherwise it becomes part of the
616     * kernel command line and must be saved in its own property.
617     */
618     cmdline = fakebop_alloc(NULL, NULL, strlen(c), BO_ALIGN_DONTCARE);
619     cmdline[0] = '\0';
620     while ((*c != '\0') &&
621           (*c != '-' || c[1] != 'B')) {
622
623         /*
624         * Just blindly copy it to the commadline if we don't find it.
625         */
626         if (c[0] != '-' || c[1] != 'B') {
627             cmdline[cmdline_len++] = *c;
628             cmdline[cmdline_len] = '\0';
629             c++;
630             continue;
631         }
632     }

```

```

632         /* Get past "-B" */
633         c += 2;
634         while (ISSPACE(*c))
635             c++;
636
637         /*
638         * We have a series of comma separated key-value pairs to sift
639         * through here. The key and value are separated by an equals
640         * sign. The value may quoted with either a ' or ". Note, white
641         * space will also end the value (as it indicates that we have
642         * moved on from the -B argument.
643         */
644         for (;;) {
645             if (*c == '\0' || ISSPACE(*c))
646                 break;
647             prop = strchr(c, '=');
648             if (prop == NULL)
649                 break;
650             pname = c;
651             *prop = '\0';
652             prop++;
653             proplen = 0;
654             quote = '\0';
655             for (;;) {
656                 if (prop[proplen] == '\0')
657                     break;
658
659                 if (proplen == 0 && (prop[0] == '\'' || prop[0] == '\"')) {
660                     quote = prop[0];
661                     proplen++;
662                     continue;
663                 }
664
665                 if (quote != '\0') {
666                     if (prop[proplen] == quote)
667                         quote = '\0';
668                     proplen++;
669                     continue;
670                 }
671
672                 if (prop[proplen] == ',' || ISSPACE(prop[proplen]))
673                     break;
674
675                 /* We just have a normal character */
676                 proplen++;
677             }
678
679             /*
680             * Save whether we should continue or not and update 'c'
681             * now as we will most likely clobber the string when we
682             * are done.
683             */
684             cont = (prop[proplen] == ',');
685             if (prop[proplen] != '\0')
686                 c = prop + proplen + 1;
687             else
688                 c = prop + proplen;
689
690             if (proplen == 0) {
691                 fakebop_setprop_string(pname, "true");
692             } else {
693                 /*
694                 * When we copy the prop, do not include the
695                 * quote.
696             }
697         }

```

```

698         */
699         if (prop[0] == prop[proplen - 1] &&
700             (prop[0] == '\'' || prop[0] == '\"')) {
701             prop++;
702             proplen -= 2;
703         }
704         prop[proplen] = '\0';
705         fakebop_setprop_string(pname, prop);
706     }
707
708     if (cont == 0)
709         break;
710 }
711
712 /*
713 * Yes, we actually set both names here. The latter is set because of
714 * 1275.
715 */
716 fakebop_setprop_string("boot-args", cmdline);
717 fakebop_setprop_string("bootargs", cmdline);
718
719 /*
720 * Here are some things that we make up, just like our i86pc brethren.
721 */
722 fakebop_setprop_32("stdout", 0);
723 fakebop_setprop_string("mfg-name", "ARMv6");
724 fakebop_setprop_string("impl-arch-name", "ARMv6");
725
726 */
727 /* Nominally this should try and look for bootenv.rc, but seriously, let's not.
728 * Instead for now all we're going to do is look and make sure that console
729 * is set. We *should* do something with it, but we're not.
730 */
731 void
732 boot_prop_finish(void)
733 {
734     int ret;
735
736     if (fakebop_getproplen(NULL, "console") <= 0)
737         bop_panic("console not set");
738 }
739
740 /*ARGSUSED*/
741 int
742 boot_compinfo(int fd, struct compinfo *cbp)
743 {
744     cbp->iscmp = 0;
745     cbp->blksize = MAXBSIZE;
746     return (0);
747 }
748
749 */
750 extern void (*exception_table[])(void);
751
752 void
753 primordial_handler(void)
754 {
755     bop_panic("TRAP");
756 }
757
758 void
759 primordial_svc(void *arg)
760 {
761     struct regs *r = (struct regs *)arg;
762     uint32_t *insaddr = (uint32_t *)(r->r_lr - 4);

```

```

763
764         bop_printf(NULL, "TRAP: svc #%d from %p\n", *insaddr & 0x00ffff,
765                     insaddr);
766     }
767 }
768
769 void
770 primordial_undef(void *arg)
771 {
772     struct regs *r = (struct regs *)arg;
773     uint32_t *insaddr = (uint32_t *)(r->r_lr - 4);
774
775     bop_printf(NULL, "TRAP: undefined instruction %x at %p\n",
776                 *insaddr, insaddr);
777 }
778
779 void
780 primordial_reset(void *arg)
781 {
782     struct regs *r = (struct regs *)arg;
783     uint32_t *insaddr = (uint32_t *)(r->r_lr - 4);
784
785     bop_printf(NULL, "TRAP: reset from %p\n",
786                 insaddr);
787     bop_panic("cannot recover from reset\n");
788 }
789
790 void
791 primordial_prefetchabt(void *arg)
792 {
793     struct regs *r = (struct regs *)arg;
794     uint32_t *insaddr = (uint32_t *)(r->r_lr - 4);
795     uint32_t bkptno = ((*insaddr & 0xffff00) >> 4) | (*insaddr & 0xf);
796
797     bop_printf(NULL, "TRAP: prefetch (or bkpt #%d) at %p\n",
798                 bkptno, insaddr);
799 }
800
801 /*
802 * XXX: This can't be tested without the MMU on, I don't think
803 *
804 * So while I'm sure (surely) we can decode this into a useful "what went
805 * wrong and why", I have no idea how, and couldn't test it if I did.
806 *
807 * I will say that I currently have the awful feeling that it would require an
808 * instruction decoder to decode *insaddr and find the memory refs...
809 */
810 void
811 primordial_dataabt(void *arg)
812 {
813     struct regs *r = (struct regs *)arg;
814     /* XXX: Yes, really +8 see ARM A2.6.6 */
815     uint32_t *insaddr = (uint32_t *)(r->r_lr - 8);
816
817     bop_printf(NULL, "TRAP: data abort at (insn) %p\n", insaddr);
818     bop_printf(NULL, "r0: %08x\t r1: %08x\n", r->r_r0, r->r_r1);
819     bop_printf(NULL, "r2: %08x\t r3: %08x\n", r->r_r2, r->r_r3);
820     bop_printf(NULL, "r4: %08x\t r5: %08x\n", r->r_r4, r->r_r5);
821     bop_printf(NULL, "r6: %08x\t r7: %08x\n", r->r_r6, r->r_r7);
822     bop_printf(NULL, "r8: %08x\t r9: %08x\n", r->r_r8, r->r_fp);
823     bop_panic("Page Fault! Go fix it\n");
824 }
825
826 void
827 bad_interrupt(void *arg)
828 {
829     bop_panic("Interrupt with VE == 0 (non-vectored)\n");

```

```

830 }

832 /* XXX: This should probably be somewhere else */
833 void (*trap_table[ARM_EXCPT_NUM])(void *) = {
834     NULL,
835     NULL,
836     NULL,
837     NULL,
838     NULL,
839     NULL,
840     NULL,
841     NULL
842 };

844 /*
845 * Welcome to the kernel. We need to make a fake version of the boot_ops and the
846 * boot_syscalls and then jump our way to _kobj_boot(). Here, we're borrowing
847 * the Linux bootloader expectations, mostly because a lot of bootloaders and
848 * boards already do this. If it turns out that we want to abstract this in the
849 * future, then we should have locore.s do that before we get here.
850 */
851 void
852 fakebop_start(void *zeros, uint32_t machid, void *tagstart)
853 {
854     atag_illumos_status_t *aisp;
855     bootinfo_t *bip = &bootinfo;
856     bootops_t *bops = &bbootop;
857     extern void _kobj_boot();

859     fakebop_getatags(tagstart);
860     bcons_init(bip->bi_cmdline);

862     /* Now that we have a console, we can usefully handle traps */
863     trap_table[ARM_EXCPT_RESET] = primordial_reset;
864     trap_table[ARM_EXCPT_UNDINS] = primordial_undef;
865     trap_table[ARM_EXCPT_SVC] = primordial_svc;
866     trap_table[ARM_EXCPT_PREFETCH] = primordial_prefetchabt;
867     trap_table[ARM_EXCPT_DATA] = primordial_dataabt;
868     trap_table[ARM_EXCPT_IRQ] = bad_interrupt;
869     trap_table[ARM_EXCPT_FIQ] = bad_interrupt;

871     bop_printf(NULL, "Testing some exceptions\n");
872     __asm__ __volatile__(" .word 0xffffffff");
873     __asm__ __volatile__("svc #14");
874     /* the high and low bit in each field, so we can check the decode */
875     __asm__ __volatile__("bkpt #32793");

877     /* Clear some lines from the bootloader */
878     bop_printf(NULL, "\nWelcome to fakebop -- ARM edition\n");
879     if (fakebop_atag_debug != 0)
880         fakebop_dump_tags(tagstart);

882     aisp = (atag_illumos_status_t *)atag_find(tagstart,
883         ATAG_ILLUMOS_STATUS);
884     if (aisp == NULL)
885         bop_panic("missing ATAG_ILLUMOS_STATUS!\n");

887     /*
888     * Fill in the bootops vector
889     */
890     bops->bsys_version = BO_VERSION;
891     bops->bsys_alloc = fakebop_alloc;
892     bops->bsys_free = fakebop_free;
893     bops->bsys_getproplen = fakebop_getproplen;
894     bops->bsys_getprop = fakebop_getprop;
895     bops->bsys_printf = bop_printf;

```

```

897     armboot_mmub_init(tagstart);
898     fakebop_alloc_init(tagstart);
899     fakebop_bootprops_init();
900     bop_printf(NULL, "booting into _kobj\n");

902     /*
903      * krtld uses _stext, _etext, _sdata, and _edata as part of its segment
904      * brks. ARM is a bit different from other versions of unix because we
905      * have our exception vector in the binary at the top of our address
906      * space. As such, we basically pass in values to krtld that represent
907      * what our _etext and _edata would have looked like if not for the
908      * exception vector.
909     */
910     _kobj_boot(&bop_syst, NULL, bops, aisp->ais_stext, aisp->ais_etext,
911                aisp->ais_sdata, aisp->ais_edata, EXCEPTION_ADDRESS);

913     bop_panic("Returned from kobj_init\n");
914 }

916 void
917 fakebop_locore_start(struct boot_syscalls *syst, struct bootops *bops)
918 {
919     bop_panic("Somehow made it back to fakebop_locore_start...");
920 }

```

new/usr/src/uts/armv6/sys/atag.h

1

```
*****
2818 Wed Jan 14 19:07:05 2015
new/usr/src/uts/armv6/sys/atag.h
atag: remove whitespace error
*****
_____unchanged_portion_omitted_____
```